DOI QR코드

DOI QR Code

A Design of Direct Memory Access (DMA) Controller For H.264 Encoder

H.264 Encoder용 Direct Memory Access (DMA) 제어기 설계

  • 송인근 (우송대학교 철도전기 시스템학과)
  • Received : 2009.09.11
  • Accepted : 2009.11.25
  • Published : 2010.02.27

Abstract

In this paper, an attempt has been made to design the controller applicable for H.264 level3 encoder of baseline profile on full hardware basis. The designed controller module first stores the images supplied from CMOS Image Sensor(CIS) at main memory, and then reads or stores the image data in macroblock unit according to encoder operation. The timing cycle of the DMA controller required to process a macroblock is 478 cycles. In order to verify the our design, reference-C encoder, which is compatible to JM 9.4, is developed and the designed controller is verified by using the test vector generated from the reference C code. The number of cycle in the designed DMA controller is reduced by 40% compared with the cycle of using Xilinx MIG.

본 논문에서는 Full 하드웨어 기반 베이스라인 프로파일 레벨 3 규격 H.264 인코더 코덱에서 사용할 수 있는 Direct Memory Access (DMA) 제어기를 설계하였다. 설계한 모듈은 CMOS Image Sensor(CIS)로부터 영상을 입력 받아 메모리에 저장한 후 인코더 코덱 모듈의 동작에 맞춰 원영상과 참조영상을 각각 한 매크로블록씩 메모리로부터 읽어서 공급하거나 저장하며, DMA 제어기의 한 매크로블록씩 처리하는데 478 cycle을 소요한다. 설계한 구조를 검증하기 위해 JM 9.4와 호환되는 Reference Encoder C를 개발하였으며, Encoder C로부터 Test Vector를 추출하여 설계한 회로를 검증하였다. 제안한 DMAC 제어기의 Cycle은 Xilinx MIG를 사용한 Cycle 보다 40%의 감소를 나타내었다.

Keywords

References

  1. Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/lEC 14496-10 AVC, May 2003.
  2. Micron double data rate sdram, 512Mb_DDR_x4x8x16_D1.fm-512Mb DDR: Rev. L; Core DDR Rev. A 4/07 EN.
  3. Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, and Liang-Gee Chen, " Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL.15, NO.3, MARCH 2005
  4. 김종철, 서기범(2008), "H.264 Encoder Hardware Chip 설계", 한국해양정보통신학회 추계종합학술대회, Oct. 2008
  5. An Efficient Hardware Architecture of Intra Prediction and TQ/IQIT Module for H.264 Encoder Kibum Sub, Seongmo Park, and Hanjin Cho, ETRI Journal, vol.27, no.5, Oct. 2005, pp.511-524. https://doi.org/10.4218/etrij.05.0905.0032
  6. Xilinx Memory Interface Generator (MIG) User Guide