The KIPS Transactions:PartD (정보처리학회논문지D)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Test Case Generation Strategy for Timing Diagram

Timing diagram의 테스트 케이스 생성 전략

  • 이홍석 (아주대학교 전자공학과) ;
  • 정기현 (아주대학교 전자공학부) ;
  • 최경희 (아주대학교 정보통신전문대학원)
  • Received : 2010.03.02
  • Accepted : 2010.04.24
  • Published : 2010.08.31
Download PDF
⟨ Previous Next ⟩

Abstract

Timing diagram is a useful tool for describing the specification of system, but there is no study for test case strategy of a timing diagram. To solve this problem, we followed the steps to generate test cases from timing diagram in this paper. 1) We defined a timing diagram formally. 2) We describe the method of transforming from a timing diagram model into a Stateflow model which has an equivalent relationship between a timing diagram model and a transformed Stateflow model. 3) We generated test cases from a transformed Stateflow model using SDV which is plugged in Simulink. To show that our approach is useful, we made an experiment with a surveillance model and arbitrary timing diagram models. In the experiment we transformed timing diagram models into Stateflow models, generated test cases from transformed Stateflow models using SDV, and analyzed the generation results. The conclusion that can be obtained from this study is that timing diagram is not only a specification tool but also a useful tool when users are trying to generate test cases based on model.

Timing diagram은 시스템의 사양을 작성하는 도구로 많이 사용되고 있으나, Timing diagram을 이용하여 테스트 케이스를 생성하는 연구는 존재하지 않는다. 이와 같은 문제를 해결하기 위해 본 연구에서는 Timing diagram 으로부터 테스트 케이스를 생성하기 위해 다음과 같은 과정을 거쳤다. 1) Timing diagram을 형식적으로 기술하였다. 2) 정의된 Timing diagram의 의미로부터 이와 동치 관계에 있는 Stateflow 모델로 변환하는 방법을 기술하였다. 3) 변환된 Stateflow 모델에 대해 Simulink의 플러그 인 되어 있는 도구인 SDV를 사용하여 테스트 케이스를 생성했다. 이 접근 방법이 유용함을 보이기 위해서 도난 경보 모델과 임의의 Timing diagram모델들을 대상으로 실험을 수행하였다. 실험에서 Timing diagram 모델들로부터 Stateflow모델들로 변환하고 이를 SDV를 사용하여 테스트 케이스를 생성하였으며 그 결과에 대해 분석하였다. 이 연구를 통해 얻을 수 있는 결론은 Timing diagram이 더 이상 사양서를 작성하는 도구로만 사용되는 것이 아니라 모델 기반의 테스트 케이스를 생성하고자 하는 경우에도 유용한 도구가 된다는 점이다.

Keywords

References

  1. Kirill Bogdanov, “Automated testing of Harel's statecharts,” PhD thesis, The University of Sheffield, Jan., 2000.
  2. Jee-Eun Yoo, “Using Model Checking to Generate Data-Flow Oriented Test Case from Statecharts,” Master thesis, KAIST, 2002.
  3. John F. Wakerly, “Digital Design-Principles and Practices,” Prentice Hall, 4th ed, pp.682-686, 2005.
  4. E. K. Ogoubi, Eduard Cerny “Synthesis of checker EFSMs from Timing diagram specifications”, ISCAS (1), pp.13-18, 1999.
  5. Hyoungseok Hong, “Verification and Testing Methods for Statecharts,” PhD thesis, KAIST, 2000.
  6. Jungsup Oh, “Automatic Generation of Test Cases based on Requirement Models,” PhD thesis, AJOU University, 2009
  7. Moeschler, P.; Amann, H.P.; Pellandini, F., “High-level modeling using extended Timing diagrams - A formalism for the behavioral specification of digital hardware,” Design Automation Conference, EURO-VHDL '93. Proceedings EURO-DAC '93. European, Vol., No., pp.494-499, 20-24 Sep., 1993.
  8. Stefan Lenk, “Extended Timing diagrams as a specification language,” European Design Automation Conference, Proceedings of the conference on European design automation, pp.28-33, 1994.
  9. Nina Amla, “Model Checking Synchronous Timing Diagrams,” LNCS Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, Vol.1954, pp.283-298, 2000.
  10. Davis, M., Logemann, G., and Loveland, D. “A machine program for theorem-proving,” Commun. ACM Vol.5, issue 7, pp.394-397, 1962. https://doi.org/10.1145/368273.368557
  11. R.E. Bryant, “Graph-Based Algorithms for Boolean Function Manipulation,” IEEE Transactions on Computers, pp.677-691, August, 1986. https://doi.org/10.1109/TC.1986.1676819
  12. The MathWorks Inc, “Simulink design $verifier^{TM}$ 1 User’s Guide”, Available from URL http://www.mathworks.com/access/helpdesk/help/pdf doc/sldv/sldv ug.pdf, 2008.
  13. Andersson, G., Bjesse, P., Cook, B., Hanna, Z., ”A proof engine approach to solving combinational design automation problems,” In: Proc. 39th Design Automation Conference (DAC'02), IEEE Computer Society Press, pp.725-730, 2002.
  14. C. Chen, T. Lin, and H. Yen, “Modelling and Analysis of Asynchronous Circuits and Timing Diagrams Using Parametric Timed Automata,” in Proc. of the 23rd IASTED Int'l Conf. on Modelling, Identification and Control (MIC 2004), ACTA press, 2004.
  15. David Harel, “Statecharts: A visual formalism for complex systems,” Science of Computer Programming, Vol.8, Issue 3, pp.231-274, 1987. https://doi.org/10.1016/0167-6423(87)90035-9
  16. S. Rayadurgam; M.P.E. Heimdahl, “Coverage based testcase generation using model checkers,” Engineering of Computer Based Systems, 2001. ECBS 2001. Proceedings. Eighth Annual IEEE International Conferenceand Workshop on the , Vol., No., pp.83-91, 2001.
  17. Grass, W.; Grobe, C.; Lenk, S.; Tiedemann, W.-D.; Kloos, C.D.; Marin, A.; Robles, T., “Transformation of timing diagram specifications into VHDL code,” Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP International Conference on Hardware Description Languages; IFIP International Conference on Very Large Scale Integration., Asian and South Pacific, Vol., No., pp.659-668, 1995.
  18. Kelly Hayhurst, et al, “A Practical Tutorial on Modified Condition/Decision Coverage,” NASA/TM-2001-210876, May, 2001.