Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of a 2.5GHz Quadrature LC VCO with an I/Q Mismatch Compensator

I/Q 오차 보정 회로를 갖는 2.5GHz Quadrature LC VCO 설계

  • 변상진 (동국대학교 전자전기공학부) ;
  • 심재훈 (경북대학교 전자공학부)
  • Received : 2010.09.09
  • Published : 2011.02.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, an analysis on I/Q mismatch characteristics of a quadrature LC VCO(Voltage controlled oscillator) is presented. Based on this analysis, a new I/Q mismatch compensator is proposed. The proposed I/Q mismatch compensator utilizes an amplitude mismatch detector rather than the conventional phase mismatch detector requiring much more wide frequency bandwidth. To verify the proposed circuit, a 2.5GHz quadrature LC VCO was designed in a $0.18{\mu}m$ CMOS process and tested. Test results show that an amplitude mismatch detector achieves similar I/Q mismatch compensation performance as that of the conventional phase mismatch detector. The I/Q mismatch compensator consumes 0.4mA from 1.8V supply voltage and occupies $0.04mm^2$.

본 논문에서는 Quadrature LC VCO(Voltage controlled oscillator)의 I/Q 오차를 분석하고, 그 분석된 결과를 이용하여 I/Q 오차 보정 회로를 제안한다. 제안된 I/Q 오차 보정 회로는 높은 주파수 대역폭을 요구하는 위상 오차 검출기를 사용하는 대신에 낮은 주파수 대역폭으로도 동작이 가능한 진폭 오차 검출기를 사용한다. 제안된 I/Q 오차 보정 회로의 검증을 위하여 2.5GHz Quadrature LC VCO가 $0.18{\mu}m$ CMOS 공정으로 제작 및 측정되었다. 측정결과 제안된 진폭 오차 검출기를 사용해도 기존의 위상 오차 검출기는 사용하는 경우들과 유사한 I/Q 오차 보정 성능을 얻을 수 있음을 확인하였다. 본 I/Q 오차 보정 회로는 1.8V 전원 전압에서 0.4mA 전류를 소모하며, 차지하는 칩 면적은 $0.04mm^2$이다.

Keywords

References

  1. A. Rofougaran, G. Chang, J. J. Rael, J. Y.-C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, M.-K. Ku, E. W. Roth, A. A. Abidi and H. Samueli, "A single-chip 900-MHz spreadspectrum wireless transceiver in 1-$\mu$m CMOSPart I: architecture and transmitter design," IEEE J. of Solid-State Circuits, vol. 33, no. 4, pp. 515-534, Apr. 1998. https://doi.org/10.1109/4.663557
  2. J. E. Rogers and J. R. Long, "A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18- $\mu$m CMOS," IEEE J. of Solid-State Circuits, vol. 37, no. 12, pp. 1781-1789, Dec. 2002. https://doi.org/10.1109/JSSC.2002.804337
  3. J. J. Kim and B. Kim, "A low-phase noise CMOS LC oscillator with a ring structure," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 430-431, San Francisco, CA, USA, Feb. 2000.
  4. A. Mirzaei, M. E. Heidari, R. Bagheri, S. Chehrazi and A. A. Abidi, "The quadrature LC oscillator: a complete portrait based on injection locking," IEEE J. of Solid-State Circuits, vol. 42, no. 9, pp. 1916-1932, Sep. 2007. https://doi.org/10.1109/JSSC.2007.903047
  5. L. Romano, S. Levantino, C. Samori and A. L. Lacaita, "Multiphase LC oscillators," IEEE Trans. Circuits Syst. I , vol. 53, no. 7, pp. 1579-1588, Jul. 2006. https://doi.org/10.1109/TCSI.2006.876415
  6. A. Mazzanti, F. Svelto and P. Andreani, "On the amplitude and phase errors of quadrature LC-tank CMOS oscillators," IEEE J. of Solid-State Circuits, vol. 41, no. 6, pp. 1305-1313, Jun. 2006. https://doi.org/10.1109/JSSC.2006.874333
  7. A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators," IEEE J. of Solid-State Circuits, vol. 34, no. 5, pp. 717-724, May. 1999. https://doi.org/10.1109/4.760384
  8. H. K. Ahn, I.-C. Park and B. Kim, "A 5-GHz self-calibrated I/Q clock generator using a quadrature LC-VCO," in Proc. IEEE Int. Symp. Circuits and Systems(ISCAS), vol. 1, pp.797-800, May 2003.
  9. A. Y. Valero-Lopez, S. T. Moon and E. Sanchez-Sinencio, "Self-calibrated quadrature generator for WLAN multistandard frequency synthesizer," IEEE J. of Solid-State Circuits, vol. 41, no. 5, pp. 1031-1041, May 2006. https://doi.org/10.1109/JSSC.2006.872712