Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

Self-Assembling Adhesive Bonding by Using Fusible Alloy Paste for Microelectronics Packaging

  • Received : 2011.09.09
  • Accepted : 2011.09.20
  • Published : 2011.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In the modern packaging technologies highly condensed metal interconnects are typically formed by highcost processes. These methods inevitably require the precise controls of mutually dependant process parameters, which usually cause the difficulty of the change in the layout design for interconnects of chip to-chip, or chip-to-substrate. In order to overcome these problems, the unique concept and methodology of self-assembly even in micro-meter scale were developed. In this report we focus on the factors which influenced the self-formed bumps by analyzing the phenomenon experimentally. In case of RMA flux, homogenous pattern was obtained in both plain surface and cross-section surface observation. By using RA flux, the phenomena were accelerated although the self-formtion results was inhomogenous. With ussage of moderate RA flux, reaction rate of the self-formation was accelerated with homogeneous pattern.

Keywords

References

  1. Tu, K. N. and Zeng K., "Tin-lead(Sn-Pb) Solder Reaction in Flip Chip Technology," Materials Science and Enginerring .R, 34, 1 (2001). https://doi.org/10.1016/S0927-796X(01)00029-8
  2. Wolf, M. J. et al., "Flip Chip Bumping Technology -- Status and Update," Nuclear Instruments and Methods in Physics Research A, 565, 290 (2006). https://doi.org/10.1016/j.nima.2006.05.046
  3. Kloeser, J. et al., "Bump Formation for Flip Chip and CSP by Solder Paste Printing," Microelectronics Reliability, 42, 391 (2002). https://doi.org/10.1016/S0026-2714(01)00223-2
  4. Manessis, D. et al., "Technical Challenges of Stencil Printing Technology for Ultra Fine Pitch Flip Chip Bumping," Microelectronics reliability, 44, 797 (2004). https://doi.org/10.1016/S0026-2714(03)00361-5
  5. Liu, Q. and Orme M., "High Precision Solder Droplet Printing Technology and the State-of-the-art," J. of Materials Processing Technology, 115, 271 (2001). https://doi.org/10.1016/S0924-0136(01)00740-3
  6. Lee, J-H et al., "Fluxless Laser Reflow Bumping of Sn-Pb Eutectic Solder," Scripta Mater., 42(8), 789 (2000). https://doi.org/10.1016/S1359-6462(99)00431-5
  7. Wang, C. and Holmes A. S., "Laser-Assisted Bumping for Flip Chip Assembly,", 24(2), 109 (2001).
  8. Frear, D. R. et al., "Pb-Free Solders for Flip-Chip Interconnects," Journal of the Minerals, Metals & Materials Society, 53, 28 (2001).
  9. Bigas, M. and Cabruja E., "High Density of Electrodeposited Sn/Ag Bumps for Flip Chip Connection," Microelectronic Engineering, 83, 399 (2006). https://doi.org/10.1016/j.mee.2005.11.001
  10. Huang, J.-T. et al., "A Novel Bumping Process for Fine Pitch Sn-Cu Lead-Free Plating-Based Flip Chip Solder Bumps," Materials Science in Semiconductor Processing, 10, 133 (2007). https://doi.org/10.1016/j.mssp.2007.07.001
  11. Liu, J. et al., "A Reliable and Environmentally Friendly Packaging Technology -- Flip-Chip Joining Using Anisotropically Conductive Adhesive," IEEE Trans-CPMT, 22(2), 186 (1999).
  12. Lee, K. et al., "Ultrasonic Bonding Using Anisotropic Conductive Films (ACFs) for Flip Chip Interconnection," IEEE Trans. on Electr. Packag. Manufacturing, 32(4), 241 (2009). https://doi.org/10.1109/TEPM.2009.2027894
  13. Liu, X. et al., "Stacked Solder Bumping Technology for Improved Solder Joint Reliability," Microelectronics Reliability, 41, 1979 (2001). https://doi.org/10.1016/S0026-2714(01)00117-2
  14. Yasuda, K. et al., "Formation of a Self-Interconnected Joint Using a Low-Melting-Point Alloy Adhesive," Materials Trans., 45(3), 799 (2004). https://doi.org/10.2320/matertrans.45.799
  15. Yasuda, K. et al., "Adhesive Joining Process and Joint Property with Low Melting Point Filler," J. Electronic Packaging, 127(1), 12 (2005). https://doi.org/10.1115/1.1846060