# **Ambipolarity Factor of Tunneling Field-Effect Transistors (TFETs)**

Jung-Shik Jang and Woo Young Choi

Abstract—The ambipolar behavior of tunneling fieldeffect transistors (TFETs) has been investigated quantitatively by introducing a novel parameter: ambipolarity factor (v). It has been found that the malfunction of TFET can result from the ambipolar state which is not on- or off- state. Therefore, the effect of ambipolar behavior on the device performance should be parameterized quantitatively, and this has been successfully evaluated as a function of device structure, gate oxide thickness, supply voltage, drain doping concentration and body doping concentration by using v.

Index Terms—Ambipolarity factor (v), transistor parameter, tunneling field-effect transistor, low voltage

#### I. INTRODUCTION

Recently, environmentally-friendly innovative devices have attracted researchers' attention for higher energy efficiency. One of the most promising devices is a tunneling field-effect transistor (TFET) [1-10]. TFETs are expected to achieve low power consumption because they have a subthreshold swing less than 60 mV/dec at room temperature and lower off-current than MOSFETs.

Fig. 1 shows the structure and band diagrams of a conventional silicon-on-insulator (SOI) TFET. In the case of an n-channel TFET, the source and drain regions are p- and n-type doped, respectively. Drain current  $(I_D)$ 

Manuscript received Jul. 17, 2011; revised Sep. 7, 2011.

Department of Electronic Engineering, Sogang University, 1 Sinsu-dong, Mapo-gu, Seoul, 121-742, Korea

E-mail : wchoi@sogang.ac.kr

is controlled by gate voltage  $(V_{\rm G})$  through band-to-band tunneling (BTBT) process. When  $V_{\rm G}$  is low, the tunneling barrier width between the source and channel is so wide that only few electrons can pass, i.e. off-state. On the other hand, when  $V_{\rm G}$  is positively high, the tunneling barrier width between the source and channel is narrow enough for many electrons to pass, i.e. on-state. Interestingly, when  $V_{\rm G}$  is negatively high, the tunneling barrier width between the channel and drain narrows, which induces tunneling current. It is called the ambipolar state. Because the ambipolar state is a unique property of TFETs, it needs to be investigated rigorously.

In this paper, the effect of ambipolar state on offcurrent will be evaluated quantitatively by introducing an ambipolarity factor (v).



Fig. 1. (a) Conventional n-channel SOI TFET structure, (b) Band diagrams of the TFET in ambipolar, off- and on-state. As VG increases, the TFET experiences ambipolar, off- and onstate sequentially.

## II. AMBIPOLARITY FACTOR (v)

In order to observe the operation of TFETs, device simulation was performed by using Silvaco ATLAS [11]. Nonlocal BTBT model which takes into account the spatial variation of the energy bands and the spatial discord of generation/recombination of opposite carrier types was used including bandgap narrowing effect. Gate leakage was ignored in simulation. Source doping concentration  $(N_{\rm S})$  and drain doping concentration  $(N_{\rm D})$ were 10<sup>20</sup> cm<sup>-3</sup>, respectively. Body doping concentration  $(N_{\rm B})$  was 10<sup>14</sup> cm<sup>-3</sup>. Channel length  $(L_{\rm ch})$ , gate oxide thickness  $(t_{ox})$  and SOI layer thickness  $(t_{SOI})$  were 50 nm, 2 nm and 30 nm, respectively. Gate workfunction was set to 4.17 eV. Drain voltage  $(V_{\rm D})$  was fixed at 1 V and source was grounded. Fig. 2 shows the three components of  $I_D$  of TFETs: on-current, p-i-n diode saturation current  $(I_{\text{leak}})$  and ambipolar current.  $I_{\text{D}}$  is minimal in the off-state and increases in on- or ambipolar states as the magnitude of  $V_{\rm G}$  increases.

The unusual current increase in ambipolar state can cause a serious problem in terms of circuit design. For example, in the case of a two-input TFET NAND gate, as shown in the inset of Fig. 2, if the upper n-TFET input signal is low and the lower n-TFET input signal is high, the output signal can be low because  $V_{\rm G}$  of upper n-TFET is relatively lower than the source voltage due to the source degeneration topology, which means ambipolar state.

Moreover, Fig. 3 shows on- and ambipolar current increase abruptly and the range of  $V_{\rm G}$  where  $I_{\rm D}$  is minimal decreases when  $L_{\rm ch}$  becomes smaller than 100



**Fig. 2.** Simulated  $I_{\rm D}$ - $V_{\rm G}$  curve of an SOI TFET.  $I_{\rm D}$  consists of three components: on-current,  $I_{\rm leak}$  and ambipolar current. The inserted figure shows a 2-input NAND gate. Squared bracket indicates the location of the tunneling junction.



**Fig. 3.**  $I_{\rm D}$ - $V_{\rm G}$  curves with  $L_{\rm ch}$  ranging from 15 to 500 nm. As  $L_{\rm ch}$  decreases, BTBT current increases and also off-current.

nm. Finally, it is observed that minimum  $I_D$  ( $I_{min}$ ) in  $I_D$ - $V_G$  curve increases when  $L_{ch}$  becomes smaller than 25 nm, which means that the ambipolar current determines the off-current of short-channel TFETs. Therefore  $I_D$  is composed of only on-current and ambipolar current in the case of short-channel TFETs, whereas  $I_D$  is composed of three kinds of currents in the case of long-channel TFETs. In other words, when long-channel TFETs are turned off, off-current is determined by  $I_{leak}$ . However, in the case of short-channel TFETs, ambipolar current enhances the off-current which is determined by BTBT current higher than  $I_{leak}$ .

Therefore, in order to evaluate the effect of ambipolar state on off-current quantitatively, we introduce a v which is defined as

$$\nu = [\log(I_{leak}) - \log(I_{min})] - \frac{|V_{on} - V_{amb}|}{A}$$
(1)

where  $V_{on}$  and  $V_{amb}$  are the gate voltages when on- and ambipolar current start to exceed  $I_{min}$ , respectively. A is defined as 1 V which is used for unit conversion therefore v has no physical unit.  $I_{leak}$  could be set to systematic leakage current if  $I_{leak}$  is not flat with respect to  $V_{G}$ . v is extracted from  $I_D$ - $V_G$  curves when  $V_D$  is fixed at supply voltage ( $V_{DD}$ ) because v has the meaning when the TFETs operate in the circuits. The absolute value is needed for the difference between  $V_{on}$  and  $V_{amb}$  for v to be used for both n- and p-channel TFETs.

Fig. 4 shows the extraction method of v from the  $I_{\rm D}$ - $V_{\rm G}$  curve. As discussed in Fig. 3, the shape of  $I_{\rm D}$ - $V_{\rm G}$  curve can be classified into two cases: the case when  $I_{\rm min} = I_{\rm leak}$  at large  $L_{\rm ch}$  and the case when  $I_{\rm min} > I_{\rm leak}$  at small  $L_{\rm ch}$ . The former and latter cases are defined as U- and V- case,



Fig. 4. The extraction method of v for (a) U-case and (b) V-case.

respectively. In the U-case, v is determined only by the voltage difference between  $V_{on}$  and  $V_{amb}$ , which makes v negative. In the V-case,  $V_{on}$  becomes equal to  $V_{amb}$ , and v is determined only by the current difference between  $I_{min}$  and  $I_{leak}$ , which makes v positive. In this case,  $I_{leak}$  can be extracted from a long-channel test TFET. Because of its long channel, the test TFET corresponds to the U-case, which makes  $I_{leak}$  extraction easier. When v was highly negative, off-current was not affected by ambipolar current. However, as v increases, the difference between  $V_{on}$  and  $V_{amb}$  becomes smaller. Finally, when v exceeds zero, off-current begins to be determined by ambipolar current. Therefore, lower v values are desirable in terms of ambipolar behavior.

## **III. APPLICATION OF AMBIPOLARITY FACTOR**

From now on, the effect of the ambipolar behavior on TFET performance will be discussed by using v. Because general scaling rules of TFETs have not been established yet, various kinds of devices parameters such as  $t_{ox}$ ,  $V_{DD}$ ,  $N_D$  and  $N_B$  have been varied independently. Conventional

TFETs shown in Fig. 1(a) have been compared with short-gate TFETs [4] and PNPN MOSFETs [6]. L<sub>ch</sub> and t<sub>SOI</sub> were fixed at 50 and 30 nm, respectively. Fig. 5 shows the structures of short-gate TFETs and PNPN MOSFETs. In the case of conventional TFETs and PNPN MOSFETs, the gate length  $(L_{gate})$  is equal to  $L_{ch}$ . However, short-gate TFETs have an  $L_{gate}$  of 40 nm and an  $L_{ch}$  of 50 nm due to their drain-underlap structure. There is a trade-off between ambipolar current and oncurrent in terms of drain-underlap length. In this work, we selected 10 nm as an optimized drain-underlap length. The pocket doping concentration  $(N_p)$  and pocket width  $(L_p)$  of PNPN MOSFETs are 4  $\times$  10<sup>19</sup> cm<sup>-3</sup> and 4 nm, respectively. Short-gate TFETs are designed to suppress the ambipolar current thanks to wide tunneling barrier width between the channel and drain, while PNPN MOSFETs are designed to boost on-current thanks to narrow tunneling barrier width between the source and channel due to fully depleted pocket. Thus, as shown in Fig. 6, short-gate TFETs show less severe ambipolar behavior than conventional TFETs while PNPN MOSFETs show more severe ambipolar behavior than conventional TFETs. Therefore the superior technology for TFETs can be distinguished by comparing v of several kinds of TFETs.



Fig. 5. Device structures of (a) short-gate TFET and (b) PNPN MOSFET.





**Fig. 6.** The effect of (a)  $t_{ox}$ , (b)  $V_{DD}$ , (c)  $N_D$ , (d)  $N_B$  on v.

Fig. 6(a) shows the effect of  $t_{ox}$  on v. As  $t_{ox}$  decreases, v increases because the coupling ratio between the gate and channel rises as  $t_{ox}$  becomes smaller and then both on- and ambipolar current increase. Fig. 6(b) shows the effect of  $V_{DD}$  on v. As  $V_{DD}$  decreases, v decreases. It is because the reverse bias at the tunneling junction between the channel and drain is decreased, and the tunneling probability and ambipolar current decrease. Fig. 6(c) shows the effect of  $N_{\rm D}$  on v. As  $N_{\rm D}$  decreases, v decreases because it makes tunneling barrier width between the channel and drain so wide that ambipolar behavior is suppressed [8]. Note that it is physically the same phenomenon with  $V_{\rm DD}$  lowering because both  $N_{\rm D}$ lowering and  $V_{DD}$  lowering result in the upward-moving of energy band of drain side, thus tunneling barrier width between the gate and drain increases. However,  $V_{\rm DD}$ lowering is more effective engineering solution than  $N_{\rm D}$ lowering, and it can be found by comparing the v values. It shows one of the reasons why v is useful when optimizing device parameters. Fig. 6(d) shows the effect of  $N_{\rm B}$  on v. At low  $N_{\rm B}$ , v is constant because the tunneling barrier width between the channel and drain is too wide

for electrons to pass. However, at high  $N_{\rm B}$ , v decreases with increasing  $N_{\rm B}$ . It is because the abrupt junction between channel and drain is formed as  $N_{\rm B}$  increases. Therefore tunneling barrier width between the channel and drain is so narrow that electrons can pass it.

To sum up, it is recommended that TFETs have thick gate oxide and low operation voltage, lightly doped drain and body to suppress the ambipolar behavior. Also, introducing novel structures such as short-gate TFETs can be considered. However, it should also be noted that ambipolarity is suppressed generally at the sacrifice of on-current. Therefore, when designing TFETs, on-current as well as v needs to be considered in terms of performance and power consumption.

#### **IV. CONCLUSIONS**

The effect of ambipolar behavior on TFETs has been evaluated by using ambipolarity factor v. Because lowpower consumption is one of the biggest advantages of TFETs, suppressing ambipolar current is as important as boosting on-current. The introduction of v makes the analysis of ambipolarity easier. It has been confirmed that ambipolarity can be suppressed effectively by introducing novel device structures and optimizing  $t_{\rm ox}$ ,  $V_{\rm DD}$ ,  $N_{\rm D}$  and  $N_{\rm B}$ .

#### ACKNOWLEDGMENTS

This work was supported in part by the National Research Foundation (NRF) of Korea funded by the Ministry of Education, Science and Technology (MEST) under Grants 2011-0019107 (Development of Future-Oriented Technology) and 2010-0027704 (Mid-Career Researcher Program), in part by the Ministry of Knowledge Economy (MKE) of Korea under Grant NIPA-2011-C1090-1101-0003 (University ITRC support program supervised by the National IT Industry Promotion Agency), in part by the IT R&D program of MKE/KEIT under Grant 10039174 (Technology Development of 22 nm level Foundry Device and PDK) and in part by the Sogang University Research Grant of 2010.

## REFERENCES

- [1] P. -F. Wang, K. Hilsenbeck, Th. Nirschl, M. Oswald, Ch. Stepper, M. Weis, D. Schmitt-Landsiedel, W. Hansch, "Complementary Tunneling Transistor for Low Power Application," *Solid-State Electronics*, Vol.48, No.12, pp.2281-2286, Dec., 2004.
- [2] K. K. Bhuwalka, J. Schulze, I. Eisele, "Scaling the Vertical Tunnel FET with Tunnel Bandgap Modulation and Gate Workfunction Engineering," *Electron Devices, IEEE Transactions on*, Vol.52, No.5, pp.909-917, May., 2005.
- [3] Q. Zhang, W. Zhao, A. Seabaugh, "Low-Subthreshold-swing Tunnel Transistors," *Electron Device Letters, IEEE*, Vol.27, No.4, pp.297-300, Apr., 2006.
- [4] A. S. Verhulst, W. G. Vandenberghe, K. Maex, G. Groeseneken, "Tunnel Field-Effect Transistor without Gate-Drain Overlap," *Applied Physics Letters*, Vol.91, No.5, pp.053102-1-053102-3, Jul., 2007.
- [5] W. Y. Choi, B. -G. Park, J. D. Lee, T. -J. K. Liu, "Tunneling Field-Effect Transistors (TFETs) with

Subthreshold Swing (SS) Less Than 60 mV/dec," *Electron Device Letters, IEEE*, Vol.28, No.8, pp.743-745, Aug., 2007.

- [6] V. Nagavarapu, R. Jhaveri, J.C.S. Woo, "The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor," *Electron Devices, IEEE Transactions on*, Vol.55, No.4, pp.1013-1019, Apr., 2008.
- [7] C. Hu, D. Chou, P. Patel, A. Bowonder, "Green Transistor - A VDD Scaling Path for Future Low Power ICs," VLSI Technology, Systems and Applications, 2008. VLSI-TSA 2008. International Symposium on, 21-23, pp.14-15, Apr., 2008.
- [8] T. Krishnamohan, D. Kim, S. Raghunathan, K. Saraswat, "Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With Record High Drive Currents and <60 mV/dec Subthreshold Slope," *Electron Devices Meeting*, 2008. IEDM 2008. IEEE International, 15-17, pp.947-949, Dec., 2008.
- [9] W. Y. Choi, "Comparative Study of Tunneling Field-Effect Transistors and Metal-Oxide-Semiconductor Field-Effect Transistors," *Japanese Journal of Applied Physics*, Vol.49, No.4, pp.04DJ12-1-04DJ12-3, Apr., 2010.
- [10] W. Y. Choi, W. Lee, "Hetero-Gate-Dielectric Tunneling Field-Effect Transistors," *Electron Devices, IEEE Transactions on*, Vol.57, No.9, pp.2317-2319, Sep., 2010.
- [11] Atlas User's Manual, Silvaco, Santa Clara, CA, Jul. 2010.



Jung-Shik Jang was born in Seoul, Korea, in 1987. He received the B.S. degree in 2010 from Sogang University, Seoul, Korea, where he is currently working toward the M.S. degree in the Department of Electronic Engineering. His current

research interests include tunneling field-effect transistor (TFET), nanoscale novel devices and resistive random access memory (RRAM).



**Woo Young Choi** was born in Incheon, Korea, in 1978. He received the B.S., M.S. and Ph. D. degrees in the School of Electrical Engineering from Seoul National University, Seoul, Korea in 2000, 2002 and 2006, respectively. From 2006 to 2008, he

was with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, USA as a post-doctor. Since 2008, he has been a member of the faculty of Sogang University (Seoul, Korea), where he is currently an Assistant Professor with the Department of Electronic Engineering. He has authored or coauthored over 110 papers in international journals and conference proceedings and holds 15 Korean patents. His current research interests include fabrication, modeling, characterization and measurement of CMOS/ CMOS-compatible semiconductor devices and nanoelectromechanical (NEM) memory cells.