Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Study on Construction of Quinternary Logic Circuits Using Perfect Shuffle

Perfect Shuffle에 의한 5치 논리회로의 구성에 관한 연구

  • Received : 2010.10.18
  • Accepted : 2010.11.16
  • Published : 2011.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we present a method on the construction of quinternary logic circuits using Perfect shuffle. First, we discussed the input-output interconnection of quinternary logic function using Perfect Shuffle techniques and Kronecker product, and designed the basic cells of performing the transform matrix and the reverse transform matrix of quinternary Reed-Muller expansions(QRME) using addition circuit and multiplication circuit of GF(5). Using these basic cells and the input-output interconnection technique based on Perfect Shuffle and Kronecker product, we implemented the quinternary logic circuit based on QRME. The proposed design method of QRME is simple and very efficient to reduce addition circuits and multiplication circuits as compared with other methods for same logic function because of using matrix transform based on modular structures. The proposed design method of quinternary logic circuits is simple and regular for wire routing and possess the properties of concurrency and modularity of array.

본 논문에서는 Perfect Shuffle에 의한 5치 논리 회로의 구성에 관한 한 가지 방법을 제시하였다. 먼저, Perfect Shuffle 기법과 Kronecker 곱에 의한 5치 논리함수의 입출력 상호연결에 대하여 논하였고, GF(5)의 가산회로와 승산회로를 이용하여 5치 Reed-Muller 전개식의 변환행렬과 역변환행렬을 실행하는 기본 셀을 설계하였다. 이 기본 셀들과 Perfect Shuffle과 Kronecker 곱에 의한 입출력 상호연결 방법을 이용하여 5치 Reed-Muller 전개식에 의한 5치 논리 회로를 구현하였다. 제시된 5치 Reed-Muller 전개식의 설계방법은 모듈구조를 기반으로 하여 행렬변환을 이용하므로 동일한 함수에 대하여 타 방법과 비교하여 간단하고 회로의 가산회로와 승산회로를 줄이는데 매우 효과적이다. 제안된 5치 논리회로의 설계방법은 회선경로 선택의 규칙성, 간단성, 배열의 모듈성과 병렬동작의 특징을 가진다.

Keywords

References

  1. J. S. Lee and L. E. Miller, CDMA Systems Engineering Handbook, Artech House, Boston, 1998.
  2. D. Jankovic and Claudio Moraga, "Optimization of GF(4) Expressions Using the Extended Dual Polarity Property," Proc. of 33rd International Symposium on Multiple-Valued Logic, Tokyo, Japan, pp.50-55, May 2003.
  3. B. J. Falkowski and Cheng Fu, "Polynomial Expansions over GF(3) based on Fastest Transformation," Proc. of 33rd International Symposium on Multiple-Valued Logic, Tokyo, Japan, pp.40-45, May 2003.
  4. B. J. Falkowski, C. C. Lozano and S. Rahardja, "Spectra Generation for Fixed-Polarity Reed-Muller Transform over GF(5)," Proc. of 34th International Symposium on Multiple-Valued Logic, Toronto, Canada, pp.177-1183, May 2004.
  5. B. J. Falkowski, C. C. Lozano and S. Rahardja, "Fast Optimization of Fixed- Polarity Reed-Muller Expansions over GF(5)," Proc. of 34th International Symposium on Multiple-Valued Logic, Toronto, Canada, pp.162-167, May 2004.
  6. F. Yang, "Fast Synthesis of Q-valued Functions Based on Modulo Algebra Expansions" Proc. of 16th International Symposium on Multiple-Valued Logic., Virginia, USA, pp.36-41, May 1986.
  7. E. N. Zaitseva, T. G. Kalganova, and E. G. Kochergov, "Logical not Polynomial Forms to represent Multiple-Valued Functions," Proc. of 26th International Symposium on Multiple-Valued Logic, Santiago de Compostela, Spain, pp.302-307, May 1996
  8. S. Rahardja and B. J. Falkowski, "A New Algorithm to Compute Quarternary Reed-Muller Expansions," Proc. of 30th International Symposium on Multiple-Valued Logic, Portland, Oregon, pp.153-158, May 2000
  9. R. S. Stankovic, C. Moraga and J. Astola, "Derivatives for Multiple-Valued Functions Induced by Galois Field and Reed-Muller-Fourier Expressions," Proc. of 34th International Symposium on Multiple-Valued Logic, Toronto, Canada, pp.184- 189, May 2004.
  10. B. J. Falkowski, C. C. Lozano and S. Rahardja, "Calculation of best fixed polarity Reed- Muller transform over GF(5)," IEICE Electronics Express, Vol 1, No.5, pp.92-97, June, 2004. https://doi.org/10.1587/elex.1.92
  11. M. Davio, "Kronecker Products and Shuffle Algebra," IEEE Trans. Comput., Vol. C-30, No. 2, pp.116-125, Feb. 1981. https://doi.org/10.1109/TC.1981.6312174
  12. A. N. Al-Rabadi, "Quantum Circuit Synthesis Using Classes of GF(3) Reversilbe Fast Spectral Transforms," Proc. of 34th International Symposium on Multiple-Valued Logic, Toronto, Canada, pp.87-93, May 2004.