Journal of the Korea Academia-Industrial cooperation Society (한국산학기술학회논문지)

The Korea Academia-Industrial cooperation Society (한국산학기술학회)
권호 표지
DOI QR코드

DOI QR Code

Common Expression Extraction Using Kernel-Kernel pairs

커널-커널 쌍을 이용한 공통 논리식 산출

  • Kwon, Oh-Hyeong (Division of Electroinc, Computer, and Communication, Hanseo University)
  • 권오형 (한서대학교 전자컴퓨터통신학부)
  • Received : 2011.06.13
  • Accepted : 2011.07.07
  • Published : 2011.07.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a new Boolean extraction technique for logic synthesis. This method extracts kernel-kernel pairs as well as cokernel-kernel pairs. The given logic expressions can be translated into Boolean divisors and quotients with kernel-kernel pairs. Next, kernel intersection method provides the common sub-expressions for several logic expressions. Experimental results show the improvement in literal count over previous other extraction methods.

본 논문에서는 논리합성을 위한 공통식 추출 방법을 새롭게 제안한다. 제안하는 방법은 주어진 각 논리식들에서 커널/커널 쌍들과 코커널/커널 쌍을 추출한다. 커널/커널 쌍은 주어진 논리식을 부울 나눗셈에 의해 제수, 몫, 나머지로 논리식을 다시 표현하게 된다. 다음, 여러 논리식에서 산출된 제수, 몫들에서 공통식을 추출하는 커널 교집합에 의해 공통식을 구하는 방법을 제안한다. 실험 결과 기존의 공통식 산출 결과들과 비교했을 때 제안한 방법은 리터럴 개수를 줄일 수 있었다.

Keywords

References

  1. R. K. Brayton and C. McMullen, "The Decomposition and Factorization of Boolean Epressions." Proc. ISCAS, pp. 49-54, 1982.
  2. R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, " MIS: A Multiple-Level Logic Optimization System." IEEE Trans. CAD, Vol. 6, No. 6, pp. 1062-1081, 1987. https://doi.org/10.1109/TCAD.1987.1270347
  3. E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, R. K., and A. Sangiovanni-Vincentelli, "Sequential Circuit Design Using Synthesis and Optimization." Proc. ICCD, pp. 328-333, 1992.
  4. J. Rajski and J. Vasudevamurthy, "The testability-preserving concurrent decomposition and factorization of Boolean expressions," IEEE Trans. CAD, Vol. 11, No. 6, pp. 778-79, 1992. https://doi.org/10.1109/43.137523
  5. V. K. Singh and A. A. Diwan, "Heuristic for decomposition in multilevel logic optimization," IEEE Trans. VLSI, Vol. 1, No. 4, pp. 441-445, 1993. https://doi.org/10.1109/92.250191
  6. W.-J. Hsu and W.-Z. Shen, "Coalgebraic division for multilevel logic synthesis," Proc. of DAC, pp. 438-442, 1992.
  7. C. Yang and M. Ciesielski, "BDS: A Boolean BDD-Based Logic Optimization System," IEEE Trans. CAD, Vol. 21, No. 7, pp. 866-876, 2002 https://doi.org/10.1109/TCAD.2002.1013899
  8. D. Wu and J. Zhu, "FBDD: A Folded Logic Synthesis System," Proc. of International Conference on ASIC(ASICON), pp. 746-751, 2005.
  9. D. Wu and J. Zhu, "BDD-based Two Variable Sharing Extraction," Proc. of Asia and South Pacific Design Automation Conference (ASPDAC), pp. 1031-1034, 2005.
  10. O.-H. Kwon, S. J. Hong, and J. Kim, "A Boolean Factorization Using and Extended Boolean Matrix," IEICE Trans. Inf. and Sys., Vol. E81-D, No. 12, pp. 1466-1472, 1998.
  11. O.-H. Kwon, I.-G. Oh, "Boolean Extraction Technique Using Two-cube Divsors and Complements," Journal of Korea Information Processing Society, Vol. 15-A, No. 1, pp. 9-16, 2008.
  12. O.-H. Kwon, "Logic Optimization Using Boolean Resubstitution" Journal of the Korea Academia-industrial cooperation Society, Vol. 10, No. 11, pp. 3227-3233, 2009. https://doi.org/10.5762/KAIS.2009.10.11.3227
  13. O.-H. Kwon, B. T. Chun, "Boolean Factorization Using Two-cube Non-kernels," Journal of the Korea Academia-industrial cooperation Society, Vol. 11, No. 11, pp. 4597-4603, 2010. https://doi.org/10.5762/KAIS.2010.11.11.4597
  14. IWLS 2005 Benchmarks, http://iwls.org/iwls2005/benchmarks.html

Cited by

  1. Common Expression Extraction Using Two-cube Quotient Matrices vol.12, pp.8, 2011, https://doi.org/10.5762/KAIS.2011.12.8.3715