Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET Using Gaussian Distribution

가우스분포를 이용한 이중게이트 MOSFET의 드레인유기장벽감소 분석

  • Received : 2011.11.06
  • Accepted : 2011.11.24
  • Published : 2012.02.29
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET to be next-generation devices. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. DIBL has been investigated according to projected range and standard projected deviation as variables of Gaussian function, and channel structure and channel doping intensity as device parameter. Since the validity of this analytical potential distribution model derived from Poisson's equation has already been proved in previous papers, DIBL has been analyzed using this model. Resultly, DIBL has been greatly changed for channel structure and doping concentration.

본 연구에서는 차세대 나노소자인 이중게이트(Double gate; DG) MOSFET에서 발생하는 단채널효과 중 하나인 드레인유기장벽감소(Drain Induced Barrier Lowering; DIBL)에 대하여 분석하였다. 포아송방정식을 풀어 전위분포에 대한 분석학적 해를 구할 때 전하분포함수에 대하여 가우시안 함수를 사용함으로써 보다 실험값에 가깝게 해석하였으며 이때 가우시안 함수의 변수인 이온주입범위 및 분포편차 그리고 소자 파라미터인 채널의 크기, 도핑강도 등에 대하여 드레인유기장벽감소의 변화를 관찰하고자 한다. 본 연구의 모델에 대한 타당성은 이미 기존에 발표된 논문에서 입증하였으므로 본 연구에서는 이 모델을 이용하여 드레인유기장벽감소에 대하여 분석한 결과 드레인유기장벽감소 현상은 채널의 구조 및 도핑강도에 따라 매우 급격히 변화하는 것을 알 수 있었다.

Keywords

References

  1. S.Dimitrijev, Principles of Semiconductor devices, 1st, Oxford Press, 2006.
  2. S.Namana, S.Baishya and K.Koley," A Subthreshold Surface Potential Modeling of Drain/Source Edge Effect on Double Gate MOS Transistor," 2010 International Conference on Electronics and Information Engineering, vol. 1, pp.87-91, 2010.
  3. A. Sahoo, P.Kumar and S. Mahapatra,"A Computationally Efficient Generalized Poisson Solution for Independent Double-Gate Transistors," IEEE Trans. Electron Devices, vol. 57, no.3, pp.632-636, 2010. https://doi.org/10.1109/TED.2009.2039098
  4. P.K. Tiwari, S. Kumar, S. Mittal, V. Srivastava, U. Pandey and S. Jit, "A 2D Analytical Model of the Channel Potential and Threshold Voltage of Double-Gate(DG) MOSFETs with Vertical Gaussian Doping Profile," IMPACT-2009, pp.52-55, 2009.
  5. A.S.Havaldar, G.Katti, N.DasGupta and A.DasGupta, "Subthreshold Current Model of FinFETs Based on Analytical Solution of 3-D Poisson's Equation," IEEE Trans. Electron Devices, vol. 53, no.4, pp.737-741, 2006. https://doi.org/10.1109/TED.2006.870874
  6. 정학기, "이중게이트 MOSFET에서 채널내 도핑분포에 대한 드레인유기장벽감소 의존성", 한국해양정보통신 논문집, vol. 15, no. 9, pp.2000-2006, 2011. https://doi.org/10.6109/jkiice.2011.15.9.2000
  7. H.K.Jung,"Analysis of Doping Profile Dependent Threshold Voltage for DGMOSFET Using Gaussian Function", International Journal of Maritime Information and Communication Sciences, vol.9, no.3, pp.310-314, 2011. https://doi.org/10.6109/jicce.2011.9.3.310
  8. T.Ghani et al. "Scaling challenges and device design requirements for high performance sub 50nm gate length planar CMOS transistor," Proc. Symp. VLSI Technol., pp.174-175, 2000.