Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Efficient Design Methodology based on Hybrid Logic Synthesis for SoC

효율적인 SoC 논리합성을 위한 혼합방식의 설계 방법론

  • Received : 2011.10.17
  • Accepted : 2011.12.20
  • Published : 2012.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose two main points. The first is the constraint for logic synthesis, and the second is an efficient logic synthesis method. Logic synthesis is a process to obtain the gate-level netlist from RTL (register transfer level) codes using logic mapping and optimization with the specified constraints. The result of logic synthesis is tightly dependent on constraint and logic synthesis method. Since the size and timing can be dramatically changed by these, we should precisely consider them. In this paper, we present the considering items in the process of logic synthesis by using our experience and experimental results. The proposed techniques was applied to a circuit with the hardware resource of about 650K gates. The synthesis time for the hybrid method was reduced by 47% comparing the bottom-up method and It has better timing property about slack than top-down method.

본 논문에서는 크게 두 가지 사항에 대해서 제안하고자 한다. 첫 번째는 논리합성을 위한 제약조건 방법에 대한 것이고, 두 번째는 효율적인 논리합성방법에 대한 것이다. 논리 합성은 주어진 제약조건(constraint)을 최대한 만족 시키면서 논리 사상과 최적화 등을 통하여 RTL(register transfer level) 코드로부터 게이트-수준의 네트리스트를 얻는 과정이다. 논리합성의 결과는 주어진 제약조건과 합성 방법에 매우 종속적이다. 이들에 의해서 설계의 면적 및 타이밍이 크게 변화하므로 우리는 제약조건과 합성방법을 철저하게 고려하여야 한다. 본 논문에서는 논리합성을 하는 과정에서 실제로 고려해야하는 사항들에 대해서 경험적이고 실험적인 결과를 바탕으로 혼합방식의 논리합성 기법을 제안한다. 제안된 기법을 이용하여 약 65만 게이트의 하드웨어 자원량을 사용하는 회로에 적용시켜본 결과로 상향식 방법에 비해서 합성 시간이 약 47% 감소하였고, 하향식 방법에 비해서 타이밍 특성이 우수하였다.

Keywords

References

  1. Electronic Design Automation For Integrated Circuits Handbook, by Lavagno, Martin, and Scheffer, ISBN 0-8493-3096-3 A survey of the field of Electronic design automation. The above summary was derived, with permission, from Volume 2, Chapter 2, Logic Synthesis by Sunil Khatri and Narendra Shenoy.
  2. http://en.wikipedia.org/wiki/Logic_synthesis
  3. McGeer, P., J. Sanghavi, A. Sangiovanni-Vincentelli. Espresso-Signature: A New Exact Minimizer for Logic Functions. IEEE Transactions on VLSI, Vol. 1, No. 4, pp.432-440, 1993 https://doi.org/10.1109/92.250190
  4. Hlavicka, J., P. Fiser. BOOM-A Heuristic Boolean Minimizer. Proc. International Conference on Computer Aided Design, pp. 439-442, 2001.
  5. McCluskey, E. Minimization of Boolean Functions. Bell System Technical Journal, pp. 1417-1444, NY, 1959.
  6. A Consistent Approach in Logic Synthesis for FPGA Architectures, by Burgun Luc, Greiner Alain, and Prado Lopes Eudes, Proceedings of the international Conference on Asic (ASICON), Pekin, October 1994, pp. 104-107.
  7. G. D. Hachtel, F. Somenzi, "Logic Synthesis and Verification Algorithms", Kluwer Academic Pub., 1996.
  8. Brayton, R., et al. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, Boston, MA, 1984.
  9. Jie-Hong (Roland) Jiang, Srinivas Devadas (2009). "Logic synthesis in a nutshell". In Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting Cheng. Electronic design automation: synthesis, verification, and test. Morgan Kaufmann. ISBN 9780123743640. chapter 6.
  10. Gary D. Hachtel; Fabio Somenzi (1996). Logic synthesis and verification algorithms. Springer. ISBN 0792397460. also as published as softcover ISBN 0387310045 in 2006
  11. Svoboda, A., D.E. White. Advanced Logical Circuit Design Techniques. Garland Press, New York, 1979.
  12. Roman Lysecky, Frank Vahid*, "On-Chip Logic Minimization", DAC, Jun. 2003.
  13. Soha Hassoun, Tsutomu Sasao, ed (2002). Logic synthesis and verification. Kluwer. ISBN 978079 2376064.

Cited by

  1. SoC 구현을 위한 안정적인 Power Plan 기법 vol.16, pp.12, 2012, https://doi.org/10.6109/jkiice.2012.16.12.2731