한국전자통신학회논문지 (The Journal of the Korea institute of electronic communication sciences)

한국전자통신학회 (Korea Institute of Electronic Communication Science)
권호 표지
DOI QR코드

DOI QR Code

ADCL 버퍼를 이용한 단열 논리회로용 AC 전원과 동기화된 저전력 클럭 발생기 설계

Design of Low-power Clock Generator Synchronized with the AC Power Source Using the ADCL Buffer for Adiabatic Logics

  • 투고 : 2012.08.12
  • 심사 : 2012.12.10
  • 발행 : 2012.12.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 ADCL(adiabatic dynamic CMOS logic) buffer를 이용한 단열 논리회로용 AC 전원과 동기화된 저전력 클럭 발생기를 제안한다. CMOS 논리회로의 전력 손실을 줄이고 ADCL의 저전력 동작을 위해서, 논리회로의 clock 신호는 AC 전원 신호와 동기화 되어야 한다. 설계된 Schmitt trigger 회로와 ADCL buffer를 사용한 ADCL 주파수 분주기를 이용하여 AC 신호와 단열동작을 위한 clock 신호가 발생된다. 제안된 저전력 클럭 발생기의 소비전력은 3kHz와 10MHz에서 각각 1.181uW와 37.42uW으로 시뮬레이션에서 확인하였다.

In this paper, the low-power clock generator synchronized with the AC power signal using the adiabatic dynamic CMOS logic (ADCL) buffer is proposed for adiabatic logics. To reduce the power dissipation in conventional CMOS logic and to maintain adiabatic charging and discharging with low power for the ADCL, the clock signal of logic circuits should be synchronized with the AC power source. The clock signal for an adiabatic charging and discharging with the AC power signal was generated with the designed Schmitt trigger circuit and ADCL frequency divider using the ADCL buffer. From the simulation result, the power consumption of the proposed clock generator was estimated with approximately 1.181uW and 37.42uW at output 3kHz and 10MHz respectively.

키워드

참고문헌

  1. Seong-Kweon Kim, "Current to Voltage Converter for Low power OFDM modem," Journal of the Korea institute of Electronic Communication Sciences, Vol. 3, No. 2, pp. 86-92, 2008.
  2. Seong-Kweon Kim, "Performance Improvement of Current Memory for Low Power Wirelwss Communication Modem," Journal of the Korea institute of Electronic Communication Sciences, Vol. 3, No. 2, pp. 79-85, 2008.
  3. Yun-Jae Jang, Kyoung-Wook Park, Sung-Keun Lee, "A Home Automation system based on Smart phone," Journal of the Korea institute of Electronic Communication Sciences, Vol. 6, No. 4, pp. 589-594, 2011.
  4. W. C. Athas, L. J. Svensson, J. G. Koller, N. Tzartzains, and E. YC.Chou, "Low-power digital systems based on adiabatic-switching principles," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 2, No. 4, pp. 398-407, 1994. https://doi.org/10.1109/92.335009
  5. A. G. Dickinson and J. S. Dencker, "Adiabatic dynamic logic," IEEE J. Solid-States Circuits., Vol. 30, No. 3, pp. 311-315, 1995. https://doi.org/10.1109/4.364447
  6. Y. Takahashi, S.Nagano, N.Anuar, T.Sekine, and M.Yokoyama, "On chip LC resonator circuit using an active inductor for adiabatic logic," Proc. IEEE Int. Midwest Symp. Circuits Syst. pp. 1171-1174, Cancun, Mexico 2009.
  7. N. Anuar, Y. Takahashi, and T. Sekine, "$4{\times}4$-bit array two phase clock adiabatic static CMOS logic multiplier with new XOR," in Proc. IEEE/IFIP VLSI SoC 2010, Sept. 27-29, Madrid, Spain, pp. 364-368.
  8. K. Takahashi and M. Mizunuma, "Adiabatic dynamic CMOS logic circuit," IEICE of Japan, Technical Report of IEICE VLD 97-70, pp. 81-88, 1997.
  9. Y. Takahashi, K. Konta, K. Takahashi, K. Shouno, M. Yokoyama, and M. Mizunuma, "Carry propagation free adder/subtracter using adiabatic dynamic CMOS logic circuit technology," IEICE Trans. Fundamentals., Vol. E86-A, No. 6, pp. 1437-1444, 2003.
  10. Seung-Il Cho and Michio Yokoyama "Design of low-power PWM for dimming system of the SSL using Adiabatic Dynamic CMOS Logic," 2nd International Symposium on Green Computing and Sustainable Society 2012(GCSS2012), pp. 27-30, 2012.
  11. Zeng Xianwen, Wang Zhigong, Xu Jian and Tang Lu, "A fast start-up, low-power differential crystal oscillator for DRMDAB receiver," Communication Technology (ICCT), 2010 12th IEEE International Conference on, pp. 1027-1030, 2010.
  12. Joonhyung Lim, Kwangmook Lee, and Koonsik Cho, "Ultra low power RC oscillator for system wake-up using highly precise auto-calibration technique," ESSCIRC, 2010 Proceedings of the, pp. 274-277, 2010.
  13. Duo Sheng, Ching-Che Chung, and Chen-Yi Lee, "An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications," Circuits and Systems II: Express Briefs, IEEE Transactions on, Vol. 54, No. 11, 2007.
  14. Wei-Ming Lin, Chao-Chyun Chen, and Shen-Iuan Liu, "An all-digital clock generator for dynamic frequency scaling," VLSI Design, Automation and Test, 2009. VLSI-DAT '09. International Symposium on, pp. 251-254, 2009.
  15. Mi-Jo Kim and Lee-Sup Kim, "A 100 MHz-to-1 GHz Fast-Lock Synchronous Clock Generator With DCC for Mobile Applications," Circuits and Systems II: Express Briefs, IEEE Transactions on, Vol. 58, No. 8, pp. 477-481, 2011. https://doi.org/10.1109/TCSII.2011.2158731
  16. Jaehyouk Choi, S.T. Kim, Woonyun Kim, Kwan-Woo Kim, Kyutae Lim, and J. Laskar, "A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Vol. 19, No. 4, pp. 701-705, 2011.