DOI QR코드

DOI QR Code

MRAM 기반 SSD 파일 시스템의 에너지 효율적 서브페이징

Energy-Efficient Subpaging for the MRAM-based SSD File System

  • 이재열 (국민대학교 대학원 컴퓨터공학과) ;
  • 한재일 (국민대학교 컴퓨터공학과) ;
  • 김영만 (국민대학교 컴퓨터공학과)
  • 투고 : 2013.10.26
  • 심사 : 2013.12.20
  • 발행 : 2013.12.31

초록

The advent of the state-of-the-art technologies such as cloud computing and big data processing stimulates the provision of various new IT services, which implies that more servers are required to support them. However, the need for more servers will lead to more energy consumption and the efficient use of energy in the computing environment will become more important. The next generation nonvolatile RAM has many desirable features such as byte addressability, low access latency, high density and low energy consumption. There are many approaches to adopt them especially in the area of the file system involving storage devices, but their focus lies on the improvement of system performance, not on energy reduction. This paper suggests a novel approach for energy reduction in which the MRAM-based SSD is utilized as a storage device instead of the hard disk and a downsized page is adopted instead of the 4KB page that is the size of a page in the ordinary file system. The simulation results show that energy efficiency of a new approach is very effective in case of accessing the small number of bytes and is improved up to 128 times better than that of NAND Flash memory.

키워드

참고문헌

  1. Agrawal, D., S. Das, and A. El Abbadi, "Big data and cloud computing : current state and future opportunities", In : Proceedings of the 14th International Conference on Extending Database Technology, ACM, (2011), pp.530-533.
  2. Armbrust, M. et al., "A view of cloud computing", Communications of the ACM, Vol. 53, No.4(2010), pp.50-58.
  3. Bellasi, P. et al., "Constrained power management : application to a multimedia mobile platform", In : Proceedings of the Conference on Design, Automation and Test in Europe, European Design and Automation Association, (2010), pp.989-992.
  4. Song, Y. J., G. Jeong, G. I. Baek, and J. D. Choi, "What Lies Ahead for Resistance-Based Memory Technologies?", IEEE Computer, (2013), pp.30-36
  5. Park, Y. W. et al., "PFFS : a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash", In : Proceedings of the 2008 ACM symposium on Applied computing, (2008), pp.1498-1503.
  6. Condit, J. et al., "Better I/O through byteaddressable, persistent memory", In : Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles. (2009), pp.133-146.
  7. Caulfield, A. M. et al., "Providing safe, user space access to fast, solid state disks", In : ACM SIGARCH Computer Architecture News, (2012), pp.387-400.
  8. http://www.pdl.cmu.edu/DiskSim/.
  9. Barr, M., Embedded Systems Programming, O'Reilly, (2001), pp.103-104.
  10. Lee, J. D., S. H. Hur, and J. D. Choi, "Effects of floating-gate interference on NAND flash memory cell operation", Electron Device Letters, IEEE, Vol.23, No.5(2002), pp. 264-266. https://doi.org/10.1109/55.998871
  11. http://www.ovonyx.com.
  12. Ovshinsky, S., "Amorphous Materials-the Key to New Devices", IEEE Proc. Of CAS, Vol.1(1998), p.33
  13. Benjamin, C., E. Lee, I., O. Mutlu, and D. Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative", Proceedings of the 36th International Symposium on Computer Architecture (ISCA), Austin, TX, (2009), pp.2-13,
  14. Choi, Y. D. et al., "A 20nm 1.8 V 8Gb PRAM with 40MB/s program bandwidth", In : Solid- State Circuits Conference Digest of Technical Papers (ISSCC), (2012), pp.46-48.
  15. Engel, B. N. et al., "A 4-Mb toggle MRAM based on a novel bit and switching method", Magnetics, IEEE Transactions on, Vol. 41, No.1(2005), pp.132-136. https://doi.org/10.1109/TMAG.2004.840847
  16. Everspin MR4A16B Datasheet.
  17. Choi, G. S., B. W. On, K. H. Choi, and S. W. Yi, "PTL : PRAM Translation Layer", Microprocessors and Microsystems, Vol.37 (2013), pp.24-32. https://doi.org/10.1016/j.micpro.2012.07.002
  18. Samsung, K9XXG08XXM Datasheet.