Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

Criteria and Limitations for Power Rails Merging in a Power Distribution Network Design

  • Chew, Li Wern (Intel Architecture Group (IAG), Intel Microelectonics (M) Sdn. Bhd.)
  • Received : 2013.09.13
  • Accepted : 2013.12.02
  • Published : 2013.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

Modern electronic devices such as tablets and smartphones are getting more powerful and efficient. The demand in feature sets, functionality and usability increase exponentially and this has posed a great challenge to the design of a power distribution network (PDN). Power rails merging is a popular option used today in a PDN design as numerous power rails are no longer feasible due to form factor limitation and cost constraint. In this paper, the criteria and limitations for power rails merging are discussed. Despite having all the advantages such as pin count reduction, decoupling capacitors sharing, lower impedance and cost saving, power rails merging can however, introduce coupling noise to the system. In view of this, a PDN design with power rails merging that fulfills design recommendations and specifications such as noise target, power well placement, voltage supply values as well as power supply quadrant assignment is extremely important.

Keywords

References

  1. M. Swaminathan, E. Engin, "Power Integrity Modeling and Design for Semiconductors and Systems", Ed. 1, Prentice Hall Modern Semiconductor Design Series, Nov. (2007).
  2. S. L. Huh and M. Swaminathan, "Are Power Planes Necessary for High Speed Signaling?", DesignCon (2012). http://www.esystemdesign.com/pdfs/ DesignCon2012_Are_Power_Planes_Necessary.pdf. Last accessed: 13 Feb. (2013).
  3. B. Amelifard, M. Pedram, "Design of an efficient power delivery network in an soc to enable dynamic power management", ACM/IEEE International Symposium on Low Power Electronics and Design, pp.328-333, (2007).
  4. C. Wang and etc., "An Efficient Approach for Power Delivery Network Design With Closed-Form Expressions for Parasitic Interconnect Inductances", IEEE Transactions on Advanced Packaging, 29(2), (2006).
  5. L. W. Chew, "Power plane merger option based on load current behaviours", Proceeding of IEEE 17th Workshop on Signal and Power Integrity, SPI, Paris, France, (2013).
  6. M. Popovich and E. G. Friedman, "Noise coupling in multivoltage power distribution systems with decoupling capacitors", Proc. IEEE Int. Symp. Circuits Syst., I, 620 (2005).
  7. J. L Knighten, B. Archambeault, J. Fan, et al., "PDN Design Strategies: I. Ceramic SMT Decoupling Capacitors? What Values Should I Choose?", IEEE EMC Society Newslette, 34, (2005).
  8. J. L Knighten, B. Archambeault, J. Fan, et al., "PDN Design Strategies: II. Ceramic SMT Decoupling Capacitors? Does Location Matter?", IEEE EMC Society Newsletter, 207, 56 (2006).
  9. L. W. Chew, "Design and Analysis of Power Delivery Network in a SoC: A Review", Proceeding of International Conference on Electronics Packaging, ICEP, Apr. (2012).
  10. Synopsys - SPICE Simulation Tool. http://www.synopsys.com/Tools/Verification/AMSVerification/CircuitSimulation/HSPICE/Pages/default.aspx. Last accessed: Feb. 2013