DOI QR코드

DOI QR Code

Comparisons of Interfacial Reaction Characteristics on Flip Chip Package with Cu Column BOL Enhanced Process (fcCuBE®) and Bond on Capture Pad (BOC) under Electrical Current Stressing

  • Received : 2013.09.13
  • Accepted : 2013.12.02
  • Published : 2013.12.30

Abstract

An innovative packaging solution, Flip Chip with Copper (Cu) Column bond on lead (BOL) Enhanced Process (fcCuBE$^{(R)}$) delivers a cost effective, high performance packaging solution over typical bond on capture pad (BOC) technology. These advantages include improved routing efficiency on the substrate top layer thus allowing conversion functionality; furthermore, package cost is lowered by means of reduced substrate layer count and removal of solder on pad (SOP). On the other hand, as electronic packaging technology develops to meet the miniaturization trend from consumer demand, reliability testing will become an important issue in advanced technology area. In particular, electromigration (EM) of flip chip bumps is an increasing reliability concern in the manufacturing of integrated circuit (IC) components and electronic systems. This paper presents the results on EM characteristics on BOL and BOC structures under electrical current stressing in order to investigate the comparison between two different typed structures. EM data was collected for over 7000 hours under accelerated conditions (temperatures: $125^{\circ}C$, $135^{\circ}C$, and $150^{\circ}C$ and stress current: 300 mA, 400 mA, and 500 mA). All samples have been tested without any failures, however, we attempted to find morphologies induced by EM effects through cross-sectional analysis and investigated the interfacial reaction characteristics between BOL and BOC structures under current stressing. EM damage was observed at the solder joint of BOC structure but the BOL structure did not show any damage from the effects of EM. The EM data indicates that the fcCuBE$^{(R)}$ BOL Cu column bump provides a significantly better EM reliability.

Keywords

References

  1. N. Islam, M. Joshi, C. Lindholm, K. T. Kang, J. Yang, and G. Kim, Electronic System Technologies Conference & Exhibition. (In press)
  2. US Patents # US7700407, US7368817, US7,901,983, US7,973,406, US8,076,232 and US8,188,598, "Bump-onlead flip chip interconnection", Raj Pendse, Nov. 2004 et seq.
  3. S. Rao, IEEE Electronic Components & Technology Conference, p. 629, Las Vegas, NV, USA (2013).
  4. J.M. Kim, M. H. Jeong, S. H. Yoo, and Y. B. Park, J. Electron. Mater. 41, 791 (2012). https://doi.org/10.1007/s11664-011-1888-2
  5. M. H. Jeong, J. W. Kim, B. H. Kwak, and Y. B. Park, Microelectron. Eng. 89, 50 (2012). https://doi.org/10.1016/j.mee.2011.04.025
  6. R. Labie, F. Dosseul, T. Webers, C. Winters, V. Cherman, E. Beyne, and B. Vandevelde, IEEE Electronic Components & Technology Conference, p. 312, Lake Buena Vista, FL, USA (2011).
  7. Y. Orii, K. Toriyama, S. Kohara, H. Noma, K. Okamoto, D. Toyoshima, and K. Uenishi, IEEE Electronic Components & Technology Conference, p. 340, Lake Buena Vista, FL, USA (2011).
  8. J. W. Nah, J. O. Suh, and K. N. Tu, J. Appl. Phys. 100, 123513 (2006). https://doi.org/10.1063/1.2402475
  9. W. J. Deng, K. L. Lin, Y. T. Chiu, and Y. S. Lai, IEEE Electronic Components & Technology Conference, p.114, Lake Buena Vista, FL, USA (2011).