대한임베디드공학회논문지 (IEMEK Journal of Embedded Systems and Applications)

대한임베디드공학회 (Institute of Embedded Engineering of Korea)
권호 표지
DOI QR코드

DOI QR Code

멀티미디어 전용 명령어를 내장한 멀티코어 프로세서 구현 및 검증

Implementation and Verification of a Multi-Core Processor including Multimedia Specific Instructions

  • 투고 : 2012.10.16
  • 심사 : 2012.11.14
  • 발행 : 2013.02.28
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, we present a multi-core processor including multimedia specific instructions to process multimedia data efficiently in the mobile environment. Multimedia specific instructions exploit subword level parallelism (SLP), while the multi-core processor exploits data level parallelism (DLP). These combined parallelisms improve the performance of multimedia processing applications. The proposed multi-core processor including multimedia specific instructions is implemented and tested using a Xilinx ISE 10.1 tool and SoCMaster3 testbed system including Vertex 4 FPGA. Experimental results using a fire detection algorithm show that multimedia specific instructions outperform baseline instructions in the same multi-core architecture in terms of performance (1.2x better), energy efficiency (1.37x better), and area efficiency (1.23x better).

키워드

참고문헌

  1. E.B. Bourennane, S. Bouchoux, J. Miteran, M. Paindavoine, S. Bouillant, "Cost Comparison of Image Rotation Implementations on Static and Dynamic Reconfigurable FPGAs," Proceedings on the International Conference of Acoustics, Speech, and Signal Processing, Vol. 3, pp.3176-3179, 2002.
  2. X.G. Jiang, J.Y. Zhou, J.H. Shi, H.H. Chen "FPGA Implementation of Image Rotation Using Modified Compensated CORDIC," Proceedings on the International Conference of ASIC, Vol. 2, pp.752-756, 2005.
  3. S.H. Lee, "The Design and Implementation of Parallel Processing System using the Nios(R) II Embedded Processor," The Korea Society of Computer and Information, Vol. 14, No. 11, pp.97-103, 2009 (in Korean).
  4. A. Gentile, D.S. Wills, "Portable Video Supercomputing," IEEE Trans. on Computers, Vol. 53, No. 8, pp.960-973, 2004. https://doi.org/10.1109/TC.2004.48
  5. Y.H. Kim, J.M. Kim, "Design Space Exploration of Optimal many-Core Processors for Discrete Wavelet Transform," Journal of Institute of Embedded Engineering of Korea, Vol. 7, No. 5, pp. 277-284, 2012 (in Korean).
  6. Y.M. Kim, J.M. Kim, "Design and Verification of High-Performance Parallel Processor Hardware for JPEG Encoder," Journal of Institute of Embedded Engineering of Korea, Vol. 6, No. 2, pp.100-107, 2011 (in Korean).
  7. R.B. Lee, "Subword Parallelism with MAX-2," IEEE Micro, Vol. 16, No. 4, pp.51-59, 1996.
  8. S.M. Chai, T. Taha, D.S. Wills, J.D. Meindl, "Heterogeneous architecture models for interconnect-motivated system design," IEEE Transactions on VLSI Systems, Vol. 8, No. 6, pp.660-670, 2000. https://doi.org/10.1109/92.902260
  9. J.C. Eble, V.K. De, D.S. Wills, J.D. Meindl, "A Generic System Simulator (GENESYS) for ASIC Technology and Architecture beyond 2001," Proceedings on the International Conference of ASIC, pp.193-196, 1996.
  10. T.X. Truong, J.M. Kim, "An Effective Four-Stage Smoke-Detection Algorithm using Video Images for Early Fire-Alarm Systems," Fire Safety Journal, Vol. 46, No. 5, pp.276-282, 2011. https://doi.org/10.1016/j.firesaf.2011.03.003