References
- M. S. Yoon, "Introduction of TSV (Through Silicon Via) Technology", J. Microelectron. Packag. Soc., 16(1), 1 (2009).
- John H. Lau, "Evolution, Challenge, and Outlook of TSV, 3D IC Integration and 3D Silicon Integration", International Symposium on Advanced Packaging Materials. pp. 462-488 (2011).
- K. N. Tu, "Reliability Challenges in 3D IC Packaging Technology", Microelectronics Reliability, 51, 517 (2011). https://doi.org/10.1016/j.microrel.2010.09.031
- C. S. Selvanayagam, John H. Lau, X. Zhang, S. K. W. Seah, K. Vaidyanathan, and T. C. Chai, "Nonlinear Thermal Stress/ Strain Analyses of Copper Filled TSV(Through Silicon Via) and their Flip-Chip Microbumps", Electronic Components and Technology Conference, pp. 1073-1081 (2008).
- S. H. Hwang, B. J. Kim, S. Y. Jung, H. Y. Lee and Y. C. Joo, "Thermo-Mechanical Analysis of Through-silicon-via in 3D Packaging", J. Microelectron. Packag. Soc., 17(1), 69 (2010).
- S. K. Ryu, T. Jiang, K. H. Lu, J. Im, H.-Y. Son, K.-Y. Byun, R. Huang, and P. Ho, "Characterization of Thermal Stresses in Through-Silicon Vias by Bending Beam Technique," Appl. Phys. Lett., 100(4), pp. 041901-041904 (2012). https://doi.org/10.1063/1.3678020
- J.-S. Yang, et al., "TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization," in Proc. ACM Design Automation Conf., pp. 803-806 (2010).
- S. E. Thompson et al., "A 90-nm Logic Technology Featuring Strained Silicon," IEEE Trans. on Electron Devices, 51(11), 1790 (2004). https://doi.org/10.1109/TED.2004.836648
- K. H. Lu, X. Zhang, S.-K. Ryu, J. Im, R. Huang, and P. S. Ho "Thermo-Mechanical Reliability of 3-D ICs containing Through Silicon Vias", Electronic Components and Technology Conference, pp.630-634 (2009).
- S.-K. Ryu, K.-H. Lu, T. Jiang, J.-H. Im, R. Huang, and P. S. Ho, "Effect of Thermal Stresses on Carrier Mobility and Keep-Out Zone Around Through-Silicon Vias for 3-D Integration", IEEE Transactions on Device and Materials Reliability, 12, pp. 255-262 (2012). https://doi.org/10.1109/TDMR.2012.2194784
- F. X. Che, W. N. Putra, A. Heryanto, A. Trigg, X. Zhang, and C. L. Gan, "Study on Cu Protrusion of Through-Silicon Via", IEEE Transactions on Components, Packaging and Manufacturing Technology, 3, 732 (2013). https://doi.org/10.1109/TCPMT.2013.2252955
- T. Jiang, S.-K. Ryu, Q. Zhao, J. Im, R. Huang, P. S. Ho, "Measurement and Analysis of Thermal Stresses in 3D Integrated Structures Containing Through-silicon-vias", Microelectronics Reliability, 53, 53 (2013). https://doi.org/10.1016/j.microrel.2012.05.008
- I. De Wolf, K. Croes, O. Varela Pedreira, R. Labie, A. Redolfi, M. Van De Peer, K. Vanstreels, C. Okoro, B. Vandevelde, E. Beyne, "Cu pumping in TSVs: Effect of pre-CMP thermal budget", Microelectronics Reliability 51, 1856 (2011). https://doi.org/10.1016/j.microrel.2011.06.003
- M.C. Hsieh and C. K. Yu, "Thermo-mechanical Simulations For 4-Layer Stacked IC Packages", International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Micro-Systems, pp. 1- 7 (2008).
- P. Ramm, M. J. Wolf, A. Klumpp, R. Wieland, B. Wunderle, B. Michel, "Through Silicon Via Technology - Processes and Reliability for Wafer-Level 3D System Integration", Electronic Components and Technology Conference, pp. 841-846 (2008).
- Xi Liu, Q. Chen, P. Dixit, R. Chatterjee, R. R. Tummala, and S. K. Sitaraman, "Failure Mechanisms and Optimum Design for Electroplated Copper Through-Silicon Vias (TSV)", Electronic Components and Technology Conference, pp. 624-629 (2009).
- K.H. Lu, S.-K. Ryu, Q. Zhao, X. Zhang, J. Im, R. Huang, P. S. Ho, "Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects", IEEE ECTC Conference, pp. 40-45 (2010).
- J. Zhang, Max O. Bloomfield, J. Lu, R. J. Gutmann, and T. S. Cale: Modeling Thermal Stresses in 3-D IC Interwafer Interconnects, IEEE Transactions on Semiconductor Manufacturing, 19(4), 437 (2006). https://doi.org/10.1109/TSM.2006.883587
- Y. Xiang, X. Chen, and J. J. Vlassak, "The Mechanical Properties of Electroplated Cu Thin Films Measured by means of the Bulge Test Technique," Proc. Mat. Res. Soc. Symp., 695, L4.9.1 (2002).
- M. Gad-del-Hak, "MEMS Handbook', pp.3-21, CRC press (2002).
- A. Heryanto, W.N. Putra, A. Trigg, S. Gao, W.S. Kwon, F.X. Che, X.F. Ang, J. Wei, R. I Made, C.L. Gan, and K.L. Pey, "Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication", Journal of Electronic Materials, 41(9), 2533 (2012). https://doi.org/10.1007/s11664-012-2117-3
- L. Kong, A. C. Rudack, P. Krueger, E. Zschech, S. Arkalgud, A.C. Diebold, "3D-interconnect: Visualization of Extrusion and Voids Induced in Copper-Filled Through-Silicon Vias (TSVs) at Various Temperatures using X-ray Microscopy", Microelectronic Engineering 92, 24 (2012). https://doi.org/10.1016/j.mee.2011.04.012
Cited by
- Effect of Via Pitch on the Extrusion Behavior of Cu-filled TSV vol.56, pp.6, 2018, https://doi.org/10.3365/KJMM.2018.56.6.449