DOI QR코드

DOI QR Code

A New Family of Cascaded Transformer Six Switches Sub-Multilevel Inverter with Several Advantages

  • Banaei, M.R. (Electrical Engineering Department, Faculty of Engineering, Azarbaijan Shahid Madani University) ;
  • Salary, E. (Electrical Engineering Department, Faculty of Engineering, Azarbaijan Shahid Madani University)
  • 투고 : 2012.05.10
  • 심사 : 2013.03.24
  • 발행 : 2013.09.01

초록

This paper presents a novel topology for cascaded transformer sub-multilevel converter. Eachsub-multilevel converter consists of two DC voltage sources with six switches to achieve five-level voltage. The proposed topology results in reduction of DC voltage sources and switches number. Single phase low frequency transformers are used in proposed topology and voltage transformation and galvanic isolation between load and sources are given by transformers. This topology can operate as symmetric or asymmetric converter but in this paper we have focused on symmetric state. The operation and performance of the suggested multilevel converter has been verified by the simulation results of a single-phase nine-level multilevel converter using MATLAB/SIMULINK.

키워드

참고문헌

  1. S. Khomfoi and L. M. Tolbert, "Multilevel power converters", Power electronics handbook, Elsevier, ISBN 978-0-12-088479-7, 2nd edn., Chapter 17, pp. 451-482, 2007.
  2. A. Nabae, I. Takahashi and H. Akagi, "A new neutralpoint clamped PWM inverter", in Proceeding of IAS, pp. 761-766, 1980.
  3. Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, and S. Atcitty, "A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage", IEEE Trans. Ind. Electron., Vol. 53, No. 5, pp. 1512-1521, Oct. 2006. https://doi.org/10.1109/TIE.2006.882022
  4. J. Rodriguez, J. Lai, F.Z. Peng, "Multilevel Inverters: a survey of topologies, controls", and applications, IEEE Trans. Ind. Appl. Vol. 49, No. 4, pp. 724-738, 2002.
  5. T. A. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltage source inverters", in Proceeding of PESC, Vol. 1, pp. 397-403, 1992.
  6. D. Krug, S. Bernet, S. S. Fazel, K. Jalili, and M. Malinowski, "Comparison of 2.3-kV medium-voltage multilevel converters for industrial medium-voltage drives", IEEE Trans. Ind. Electron., Vol. 54, No. 6, pp. 2979-2992, Dec. 2007. https://doi.org/10.1109/TIE.2007.906997
  7. C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations", IEEE Trans. Ind. Electron., Vol. 54, No. 2, pp. 1092-1104, Apr. 2007. https://doi.org/10.1109/TIE.2007.892255
  8. L. M. Tolbert, F. Z. Peng, T. Cunnyngham, J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles", IEEE Trans. Industrial Electronics, Vol. 49, No. 5, pp. 1058-1064, Oct. 2002. https://doi.org/10.1109/TIE.2002.803213
  9. J. I. Leon, S. Vazquez, A. J. Watson, L. G. Franquelo, P. W. Wheeler, J. M. Carrasco, "Feed-forward space vector modulation for single-phase multilevel cascaded converters with any DC voltage ratio", IEEE Trans. Industrial Electronics, Vol. 56, No. 2, pp. 315-325, Feb. 2009. https://doi.org/10.1109/TIE.2008.926777
  10. H. Liu, L. M. Tolbert, S. Khomfoi, B. Ozpineci, Z. Du, "Hybrid cascaded multilevel inverter with PWM control method", in Proceeding of IEEE Power Electronics Specialists Conference 2008, pp.162-166, June. 2008.
  11. H. Stemmler and P. Guggenbach, "Configurations of high-power voltage source inverters drives", in Proceeding of European Conference on Power Electronics and Applications, Vol. 5, pp. 7-14, 1993.
  12. C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations", IEEE Trans. Ind. Electron., Vol. 54, No. 2, pp. 1092-1104, Apr. 2007. https://doi.org/10.1109/TIE.2007.892255
  13. E. Babaei, S.H. Hosseini, G.B. Gharehpetian, M. Tarafdar Haque and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology", Electric Power Systems Research, pp. 1073-1085, 2007.
  14. E. Babaei, "Optimal Topologies for Cascaded Sub-Multilevel Converters", Journal of Power Electronics, Vol.10, No. 3, pp. 251-261, May. 2010. https://doi.org/10.6113/JPE.2010.10.3.251
  15. E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches", Energy Conversion and Management, Vol. 50, pp. 2761-2767, 2009. https://doi.org/10.1016/j.enconman.2009.06.032
  16. M. R. Banaei and E. Salary, "New multilevel inverter with reduction of switches and gate driver", Energy Conversion and Management, Vol. 52, pp. 1129-1136, 2011. https://doi.org/10.1016/j.enconman.2010.09.007
  17. M. R. Banaei and E. Salary, "ANALYSIS OF A GENERALIZED SYMMETRICAL and MULTILEVEL INVERTER", Journal of Circuits, Systems, and Computers, Vol. 20, No. 2, pp.1-13, 2011. https://doi.org/10.1142/S0218126611007037
  18. A. Nami, F. Zare, A. Ghosh and F. Blaabjerg, "A Hybrid Cascade Converter Topology with Series-Connected Symmetrical and Asymmetrical Diode-Clamped H-Bridge Cells", IEEE Trans Power Electron, Vol. 26, No. 1, JANUARY. 2011.
  19. V. Dargahi, M. Salehifar, M. Abarzadeh and A. Shoulaie, "Grid Interaction of DG Units with a ModifiedMixed Cascade Flying Capacitor Multicell Inverter", in Proceeding of 2nd Power Electronic, Drive System & Technologies Conference, Tehran, Iran, 2011.
  20. P. Lezana and J. Rodriguez, "Mixed multicell cascaded multilevel inverter", in Proceeding of IEEE International Symposium on Industrial Electronics ISIE 2007, pp. 509-514, June. 2007.
  21. E. Barcenas, S. Ramirez, V. Cardenas, R. Echavarria, "Cascaded multilevel inverter with only one dc source", in Proceeding of VIII IEEE Inter. Tech. Proc. CIEP, pp. 171-176, October, 2002.
  22. S. J. Park, F. S. Kang, S. E. Cho, C. J. Moon, H. K. Nam, "A novel switching strategy for improving modularity and manufacturability of cascaded transformer based multilevel inverters", Electr. Power Syst. Res., Vol. 74, pp. 409-416, June. 2005. https://doi.org/10.1016/j.epsr.2005.01.005
  23. S. G. Song, F. S. Kang and S. J. Park, "Cascaded Multilevel Inverter Employing Three-Phase Transformers and Single DC Input", IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, Vol. 56, No. 6, JUNE. 2009.
  24. F. S. Kang, S. J. Park and C. U. Kim, "Multilevel inverter employing cascaded transformers", in Proceedings of IEEE Industrial Electronics Society Conference, pp. 2169-2174, 2003.
  25. S. Iyer, A. Ghosh, A. Joshi, "Inverter topologies for DSTATCOM applications-a simulations study", Electr. Power Syst. Res., Vol. 75, pp. 161-170, August. 2005. https://doi.org/10.1016/j.epsr.2005.02.003
  26. S. J. Park, F. S. Kang, S. E. Cho, C. J. Moon and H. K. Nam, "A novel switching strategy for improving modularity and manufacturability of cascaded transformer based multilevel inverters", Electr. Power Syst. Res., Vol. 74, No. 3, pp. 409-416, June. 2005. https://doi.org/10.1016/j.epsr.2005.01.005
  27. J. N .Chiasson, L. M. Tolbert, K. J. McKenzie and Z. Du, "Control of a multilevel converter using resultant theory", IEEE Trans Cont. Syst. Theory, Vol.11, No.3, pp. 345-354, May. 2003. https://doi.org/10.1109/TCST.2003.810382
  28. K. E. Naggar, T. H. Abdelhamid, "The Selective harmonic elimination of new family of multilevel inverters using genetic algorithms", Energy Convers. Manage., Vol. 49, pp. 89-95, 2008. https://doi.org/10.1016/j.enconman.2007.05.014
  29. K. A. Corzine, M. W. Wielebski, F. Z. Peng and J. Wang, "Control of cascaded multi-level inverters", IEEE Trans Power Electron., Vol.19, No.3, pp. 732-738, 2004. https://doi.org/10.1109/TPEL.2004.826495

피인용 문헌

  1. Identification of Open-Switch and Short-Switch Failure of Multilevel Inverters through DWT and ANN Approach using LabVIEW vol.10, pp.6, 2015, https://doi.org/10.5370/JEET.2015.10.6.2277
  2. Asymmetric Three-Phase Cascading Trinary-DC Source Multilevel Inverter Topologies for Variable Frequency PWM vol.07, pp.04, 2016, https://doi.org/10.4236/cs.2016.74043
  3. Atmospheric-pressure dielectric barrier discharge generation by a full-bridge flying capacitor multilevel inverter vol.19, pp.7, 2017, https://doi.org/10.1088/2058-6272/aa61f7
  4. Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components vol.54, pp.5, 2018, https://doi.org/10.1109/TIA.2018.2836911
  5. Simplified transformer-based multilevel inverter topology and generalisations for renewable energy applications vol.11, pp.4, 2018, https://doi.org/10.1049/iet-pel.2017.0383