DOI QR코드

DOI QR Code

A Low Spur Phase-Locked Loop with FVCO-sampled Feedforward Loop-Filter

스퍼의 크기를 줄이기 위해 VCO 주기마다 전하가 전달되는 구조의 Feedforward 루프필터를 가진 위상고정루프

  • Choi, Hyek-Hwan (Department of Electronic Engineering, Pukyong National University)
  • Received : 2013.06.04
  • Accepted : 2013.07.25
  • Published : 2013.10.31

Abstract

A low spur phase-locked loop (PLL) with FVCO-sampled feedforward loop-filter has been proposed. Conventional PLL has loop filter made of a resistor and capacitors. The proposed PLL is working stably with the filter consisted of capacitors and a switch. It has been designed with a 1.8V $0.18{\mu}m$ CMOS process and proved by simulation with HSPICE.

이 논문에서는 스퍼의 크기를 줄이기 위해 전압제어발진기(VCO)의 주기마다 전하가 전달되는 새로운 루프필터의 구조를 제안하였다. 일반적인 위상고정루프의 루프필터는 저항과 커패시터를 포함하고 있다. 제안한 루프필터는 커패시터와 스위치만으로도 안정적으로 동작한다. 회로는 1.8V $0.18{\mu}m$ CMOS 공정의 파라미터를 이용하여 HSPICE로 시뮬레이션을 수행하였고 회로의 동작을 검증하였다.

Keywords

References

  1. Floyd M. Gardner, "Charge-Pump Phase-Lock Loop", IEEE J. Tran, on Communications, vol. COM-28, no. 11, pp. 1849-1858, Nov. 1980.
  2. S. J. Yun, H. D. Lee, K. D. Kim and J. K. Kwoni, "Differentially-tuned low-spur PLL using 65nm CMOS process," Electronics Letters, vol. 47, no. 6, pp. 369-371, Mar. 2011. https://doi.org/10.1049/el.2011.0166
  3. M. M. Elsayed, M. Abdul-Latif, E. Sanchez-Sinencio "A spur-frequency-boosting PLL with a 074dBc reference-spur suppression in 90nm digital CMOS" IEEE J. Solid-State Circuits, vol. 48, no. 9, pp. 2104-2117, Sept. 2013. https://doi.org/10.1109/JSSC.2013.2266865
  4. T. C. Lee and B. Razavi, "A stabilization technique for phase-locked frequency synthesizers," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 888-894, Jun. 2003. https://doi.org/10.1109/JSSC.2003.811879
  5. A Maxim et al., "A low-jitter 125-1250-MHz processindependent and ripple-poleless 0.18-um CMOS PLL based on a sample-reset loop filter," IEEE J. Solid-State Circuit, vol. 36, no. 11, pp. 1673-1683, Nov. 2001. https://doi.org/10.1109/4.962287
  6. J. G Maneatis et al., "Self-biased, High-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1795-1803, Nov. 2003. https://doi.org/10.1109/JSSC.2003.818298
  7. Jaeha Kim, Jeong-Kyoum Kim, Bong-Joon Lee, Namhoon Kim, Deog-Kyoon Jeong and Wonchan Kim, "A20-GHz Phase-Locked Loop for 40-Gb/s Serializing Transmitterin 0.13-um CMOS", IEEE Journal of Solid-State Circuits, vol. 41, no. 4, April 2006.
  8. Youn-Gui Song, Young-Shig Choi, "A Fast Locking Phase Locked Loop with Multiple Charge Pumps", IEEK Journal of Electronics Engineers of Korea-SD, vol. 46, no. 2 pp. 71-77, February 2009.