Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Active-RC Channel Selection Filter with 40MHz Bandwidth and Improved Linearity

40MHz의 대역폭과 개선된 선형성을 가지는 Active-RC Channel Selection Filter

  • Lee, Han-Yeol (Department of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Hwang, Yu-Jeong (Department of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Jang, Young-Chan (Department of Electronic Engineering, Kumoh National Institute of Technology)
  • Received : 2013.09.06
  • Accepted : 2013.10.09
  • Published : 2013.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

An active-RC channel selection filter (CSF) with the bandwidth of 40MHz and the improved linearity is proposed in this paper. The proposed CSF is the fifth butterworth filter which consists of a first order low pass filter, two second order low pass filters of a biquad architecture, and DC feedback circuit for cancellation of DC offset. To improve the linearity of the CSF, a body node of a MOSFET for a switch is connected to its source node. The bandwidth of the designed CSF is selected to be 10MHz, 20MHz and 40MHz and its voltage gain is controlled by 6 dB from 0 dB to 24 dB. The proposed CSF is designed by using 40nm 1-poly 8-metal CMOS process with a 1.2V. When the designed CSF operates at the bandwidth of 40 MHz and voltage gain of 0 dB, the simulation results of OIP3, in-band ripple, and IRN are 31.33dBm, 1.046dB, and 39.81nV/sqrt(Hz), respectively. The power consumption and layout area are $450{\times}210{\mu}m^2$ and 6.71mW.

본 논문에서는 40MHz의 대역폭과 개선된 선형성을 가지는 active-RC channel selection filter (CSF)가 제안된다. 제안되는 CSF는 5차 butterworth 필터로써 한 단의 1차 low pass 필터와 두 단의 biquad 기반의 2차 low pass 필터, 그리고 DC offset 제거를 위한 DC 피드백 회로로 구성된다. CSF의 선형성을 개선하기 위해 스위치로 사용되는 MOSFET의 body를 source 노드로 연결한다. 설계된 CSF의 대역폭은 10MHz, 20MHz, 그리고 40MHz로 선택될 수 있으며, 전압 이득은 0dB에서 24dB까지 6dB의 단위로 조정된다. 제안된 CSF는 1.2V 40nm의 1-poly 8-metal CMOS 공정에서 설계된다. 설계된 CSF가 40MHz의 대역폭과 0dB의 gain을 가질 때, OIP3는 31.33dBm이고 in-band ripple은 1.046dB, IRN는 39.81nV/sqrt(Hz)로 시뮬레이션 검증되었다. CSF의 면적과 전력소모는 각각 $450{\times}210{\mu}m^2$와 6.71mW 이다.

Keywords

References

  1. L. Van der Perre, B. Bougard, J. Craninckx, W. Dehaene, L. Hollevoet, et al, "Architectures and circuits for software-defined radios: scaling and scalability for low cost and low energy," in IEEE Digest of Technical Papers International Solid-State Circuits Conference, pp. 568-569, Feb. 2007.
  2. L. Ye, Y. Wang, L. Chen, H. Liao, R. Huang, "Widely reconfigurable 8th-order chebyshev analog baseband IC with proposed push-pull op-amp for Software-Defined Radio in 65nm CMOS," in IEEE International Symposium on Circuits and Systems (ISCAS), pp.672-675, May 2012.
  3. J. Jussila, A. Parssinen, K. Halonen, "A Channel Selection Filter for a WCDMA Direct Conversion Receiver," in Proceedings of the 26rd European Solid-State Circuits Conference, pp.264-267, Sept. 2000.
  4. T.-Y. Lo, C.-C. Hung, M. Ismail, "A Wide Tuning Range Gm-C Filter for Multi-Mode CMOS Direct-Conversion Wireless Receivers," in IEEE Journal of Solid-Stage Circuits, pp.2515-2524, Sept. 2009.

Cited by

  1. Active-RC Channel Selection Filter with 40MHz Bandwidth and Improved Linearity vol.19, pp.1, 2015, https://doi.org/10.6109/jkiice.2015.19.1.149