Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

121.15MHz Frequency Synthesizers using Multi-phase DLL-based Phase Selector and Fractional-N PLL

다중위상 지연고정루프 기반의 위상 선택기와 분수 분주형 위상고정루프를 이용하는 121.15 MHz 주파수 합성기

  • Lee, Seung-Yong (Department of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Lee, Pil-Ho (Department of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Jang, Young-Chan (Department of Electronic Engineering, Kumoh National Institute of Technology)
  • Received : 2013.08.28
  • Accepted : 2013.10.14
  • Published : 2013.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

Two frequency synthesizers are proposed to generate a clock for a sub-sampler of an on-chip oscilloscope in this paper. These proposed frequency synthesizers are designed by using a multi-phase delayed-locked loop (DLL)-based phase selector and a fractional-N phase-locked loop (PLL), and they are analyzed by comparing simulation results of each frequency synthesizer. Two proposed frequency synthesizers are designed using a 65-nm CMOS process with a 1V supply and output the clock with the frequency of 121.15 MHz when the frequency of an input clock is 125 MHz. The designed frequency synthesizer using a multi-phase DLL-based phase selector has the area of 0.167 $mm^2$ and the peak-to-peak jitter performance of 2.88 ps when it consumes the power of 4.75 mW. The designed frequency synthesizer using a fractional-N PLL has the area of 0.662 $mm^2$ and the peak-to-peak jitter performance of 7.2 ps when it consumes the power of 1.16 mW.

본 논문에서는 on-chip oscilloscope의 sub-sampler를 위한 클록을 생성하기 위한 두 가지 방식의 주파수 합성기를 제안한다. 제안하는 두 가지의 주파수 합성기는 지연고정루프 기반의 위상 선택기를 이용한 구조와 분수 분주형 위상고정루프를 이용하는 구조를 가지며 시뮬레이션 결과를 비교함으로써 각 구조의 특성이 분석된다. 제안된 두 회로 모두 1V 공급전압을 이용하는 65-nm CMOS 공정에서 설계되었으며, 125 MHz의 주파수를 가지는 입력 클록에 대해 121.15 MHz의 주파수를 가지는 출력 클록을 생성한다. 지연고정루프 기반의 위상 선택기를 이용한 주파수 합성기는 0.167 $mm^2$의 면적을 가지며 출력 클록은 2.88 ps의 지터 특성을 나타나며, 4.75 mW의 전력을 소모한다. 분수 분주형 위상고정루프를 이용한 주파수 합성기는 0.662 $mm^2$의 면적을 가지며 7.2 ps의 지터 특성을 나타내며, 1.16 mW의 전력을 소모한다.

Keywords

References

  1. Zheng, Yu, "On-chip oscilloscopes for noninvasive timedomain measurement of waveforms in digital integrated circuits," IEEE Trans. VLSI Systems, pp. 336-344, June 2003.
  2. Gholami M., Gholamidoon M., Hashemi M., "New method to synthesize the frequency bands with DLL-based frequency synthesizer," Communication and Signal Processing (ICCSP), 2011 International Conference on, pp. 300-304, Feb. 2011.
  3. Min Wang, Zhiping Wen, Lei Chen, Yanlong Zhang, "A novel DLL-based configurable frequency synthesizer," Neural Networks and Signal Processing, 2008 International Conference on, pp. 303-306, June 2008.
  4. Farhad Zarkeshvari, Peter Noel, Tad Kwasniewski, "PLL-Based Fractional-N Frequency Synthesizers," Systemon- Chip for Real-Time Applications, 2005 Proceedings. Fifth International Workshop on, pp.85-91, July 2005.
  5. C.-L. Ti, Y.-H. Liu, and T.-H. Lin, "A 2.4-GHz fractional-N PLL with a PFD/CP linearization and an improved CP circuit," in Proc. IEEE Int. Symp. Circuits Syst., pp. 1728- 1731, May 2008.
  6. T. Lin, C. Ti, and Y. Liu, "Dynamic current-matching charge pump and gated-offset linearization technique for delta-sigma fractional-N PLLs," IEEE Trans. Circuits syst. I, vol. 56, no. 5, pp. 877-885, May 2009. https://doi.org/10.1109/TCSI.2009.2016180
  7. Y.-S. Kim, et. al., "A 40-to-800 MHz locking multi-phase DLL," IEEE Int. Solid-State Circuits Conf. 2007 Dig. Tech Papers, pp.306-307, Feb. 2007.
  8. C.-L. Ti, Y.-H. Liu, and T.-H. Lin, "A 2.4-GHz fractional-N PLL with a PFD/CP linearization and an improved CP circuit," in Proc. IEEE Int. Symp. Circuits Syst., pp. 1728-1731, May 2008.
  9. R. Gu and S. Ramaswamy, "Fractional-N Phase Locked Loop Design and Applications," in Proc. The 7th International Conference on ASIC, Guilin, China, pp. 327-332, Oct. 2007.