IEMEK Journal of Embedded Systems and Applications (대한임베디드공학회논문지)

Institute of Embedded Engineering of Korea (대한임베디드공학회)
권호 표지
DOI QR코드

DOI QR Code

Efficient Utilization of Burst Data Transfers of DMA

직접 메모리 접근 장치에서 버스트 데이터 전송 기능의 효과적인 활용

  • Received : 2013.03.28
  • Accepted : 2013.06.12
  • Published : 2013.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

Resolving of memory access latency is one of the most important problems in modern embedded system design. Recently, tons of studies are presented to reduce and hide the access latency. Burst/page data transfer modes are representative hardware techniques for achieving such purpose. The burst data transfer capability offers an average access time reduction of more than 65 percent for an eight-word sequential transfer. However, solution of utilizing such burst data transfer to improve memory performance has not been accomplished at commercial level. Therefore, this paper presents a new technique that provides the maximum utilization of burst transfer for memory accesses with local variables in code by reorganizing variables placement.

Keywords

References

  1. ARM, "CoreLink DMA Controllers," Technical reference manual, 2009.
  2. J. Mangino, "Using DMA with high performance peripherals to maximize system performance," Texas Instrument report, 2007.
  3. Samsung, "Exynos 4 quad," technical document, 2012.
  4. J. Barth, J. Dreibelbis, E. Nelson, "Embedded DRAM design and architecture for the IBM 0.11um ASIC offering," IBM Journal of Research and Development, Vol. 46, No. 6, pp.675-680, 2002. https://doi.org/10.1147/rd.466.0675
  5. Fujitsu, "FR80S/T series DMA access speed," hardware manual AN07-00156-1E, 2008.
  6. STMicroelectronics, "STM DMA API," technical manual, 2011.
  7. D. Bartely, "Optimizing Stack Frame Accesses for Processors with Restricted Addressing Modes," Software Practice & Experience Vol. 22, No. 2, pp.101-110, 1992. https://doi.org/10.1002/spe.4380220202
  8. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, "Storage Assignment to Decrease Code Size," Proceedings on SIGPLAN Conference of PLDI, pp.186-195, 1995.
  9. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, A. Wang, "Storage Assignment to Decrease Code Size," ACM TOPLAS, Vol. 18, No. 3, pp.235-253, 1996. https://doi.org/10.1145/229542.229543
  10. V.K. Nandivada, J. Palsberg, "SARA: combining stack allocation and register allocation," Proceedings on International Conference on Compiler Construction, pp.232-246, 2006.
  11. ARM, "ARM architecture reference manual," 2007.
  12. P. Shivakumar, N.P. Jouppi, "CACTI 3.0: an integrated cache timing, power and area model," HP Labs, Palo Alto, CA, Technical Report, 2001.
  13. V. Zivojnovic, J.M. Velarde, C. Schager, H. Meyr, "DSPStone- A DSP oriented Benchmarking Methodology," Proceedings on International Conference of Signal Processing Applications and Technology, 1994.
  14. C. Lee, M. Potkonjak, W Mangione-Smith. "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," Proceedings on IEEE International Symposium of Microarchitecture, pp.330-335, 1997.