Transactions on Electrical and Electronic Materials

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지
DOI QR코드

DOI QR Code

Reflectivity Control at Substrate / Photoresist Interface by Inorganic Bottom Anti-Reflection Coating for Nanometer-scaled Devices

  • Kim, Sang-Yong (Department of Semiconductor System, Korea Polytechnic College IV) ;
  • Kim, Yong-Sik (Department of Semiconductor System, Korea Polytechnic College IV)
  • Received : 2013.04.02
  • Accepted : 2014.04.14
  • Published : 2014.06.25
Download PDF
⟨ Previous Next ⟩

Abstract

More accurate CD (Critical Dimension) control is required for the nanometer-scaled devices. However, since the reflectivity between substrate and PR (Photoresist) becomes higher, the CD (Critical Dimension) swing curve was intensified. The higher reflectivity also causes PR notching due to the pattern of sub-layer. For this device requirement, it was optimized for the thickness, refractive index(n) and absorption coefficient(k) in the bottom anti-reflective coating(BARC; SiON) and photoresist with the minimum reflectivity. The computational simulated conditions, which were determined with the thickness of 33 nm, n of 1.89 and k of 0.369 as the optimum condition, were successfully applied to the experiments with no standing wave for the 0.13um-device. At this condition, the lowest reflectivity was 0.44%. This optimum condition for BARC SiON film was applied to the process for 0.13um-device. The optimum SiON film as BARC to PR and sub-layer could be formed with the accurate CD control and no standing waver for the nanometer-scaled semiconductor manufacturing process.

Keywords

References

  1. Levinson H J 2001 Principles of Lithography (Bellingham: SPIE Press).
  2. Choi J, Chung M H, Dong K Y, Park E M, Ham D J, Park Y, Song I S, Pak J J and Ju B K 2011 J. Nanosci. Nanotechno., 11, 778 [DOI: http://dx.doi.org/10.1166/jnn.2011.3281].
  3. Sheats J R and Smith B W 1998 Microlithography: Science and Technology (New York: Marcel Dekker).
  4. Bristow J A 1999 Advances in Printing Science and Technology (Surrey: Pira International).
  5. Williams P, Shao X, and Strassner K 2001 Proceedings of SEMICON China 2001 SEMI Technical Symposium G-1.
  6. Wolf S and Tauber R N 2002 Silicon Processing for the VLSI Era: Deep-submicron process technology (Sunset Beach: Lattice Press).
  7. Chuma H 2004 Research Policy 35, 394 [DOI: http://dx.doi.org/10.1016/j.respol. 2005.12.002].
  8. Pedrotti F L and Pedrotti L S 1993 Introduction to optics (Denver, Prentice Hall).
  9. Oshita T, Tsutsui K, Ishihara N and Masu K 2008 Proceedings of International Conference on Solid State Devices and Materials (SSDM) 83.
  10. Yoon Y C, Choi G H, and Park Y H 1996 Proceedings of 13th International VLSI multilevel interconnection conference 278.
  11. Kato M 2009 J. Surf. Anal., 16, 20 (in Japanese) [http://www.sasj.jp/JSA/CONTENTS/vol.16%20No.1%2020-41.pdf].
  12. Choi D Y, Kim N H and Kim S Y 2009 J . Mater. Process. Tech., 209, 5818 [DOI: http://dx.doi.org/10.1016/j.jmatprotec.2009.06.014].
  13. Kim S Y, Lee K Y, Choi D Y, Kim N H, Lee W S and Chang E G 2007 Microelectron. Eng., 84, 2471 [DOI: http://dx.doi.org/DOI: 10.1016/j.mee.2007.05.042].
  14. Santucci S, Giuliani P, Picozzi P, Phani A R, De Biase M, Alfonsetti R, Moccia G, Missori M 2000 Thin Solid Films, 360, 89 [DOI: http://dx.doi.org/10.1016/S0040-6090(99)00891-3].