DOI QR코드

DOI QR Code

소형 애플리케이션에 적합한 AES-128 기반 저면적 암호화 회로 설계

Design of Low-area Encryption Circuit Based on AES-128 Suitable for Tiny Applications

  • Kim, Hojin (Dept. of Electronics Engineering, Hankuk University of Foreign Studies) ;
  • Kim, Soojin (Dept. of Electronics Engineering, Hankuk University of Foreign Studies) ;
  • Cho, Kyeongsoon (Dept. of Electronics Engineering, Hankuk University of Foreign Studies)
  • 투고 : 2014.04.10
  • 심사 : 2014.06.02
  • 발행 : 2014.06.30

초록

정보화 기술의 발전에 따라 웨어러블 장치, 휴대용 장치, RFID와 같은 소형 애플리케이션에 대한 관심이 증가하고 있고, 여기에 적용하기 위한 소형 암호화 회로의 중요성이 강조되고 있다. 본 논문에서는 소형 애플리케이션에 적합한 AES 기반 암호화 회로를 제안한다. 제안하는 회로에서는 저장 공간의 최소화, 연산 자원의 공유를 통해서 크기를 최소화 하였다. 제안하는 회로는 $8{\times}16$ 비트 크기의 SRAM 두 개를 사용하였으며, 65nm 표준 셀 라이브러리를 이용하여 합성한 결과 2,241 개의 게이트로 구현되었고, 처리 속도는 초당 50.57M 비트이다. 따라서 저면적 암호화 회로를 필요로 하는 다양한 애플리케이션에 적용하여 사용할 수 있다.

As the development of information technology, the interests in tiny applications such as wearable devices, portable devices and RFID are increased and the importance of low-area encryption circuit is emphasized. This paper proposes a compact architecture of AES-based encryption circuit suitable for tiny applications. The circuit area is reduced by minimizing storage space and sharing computation resources. The synthesized gate-level circuit using 65nm standard cell library consists of 2,241 gates and two $8{\times}16$-bit SRAMs. It can process data at a rate of 50.57Mbits per second. Therefore, the proposed encryption circuit is suitable for various applications requiring very small encryption circuit.

키워드

참고문헌

  1. FIPS Publication 197, Advanced Encryption Standard (AES), U.S. Doc/NIST.
  2. K. Thongkhome, C. Thanavijitpun and S. Choomchuay, "A FPGA Design of AES Core Architecture for Portable Hard Disk," 2011 Eighth International Joint Conference on Computer Science and Software Engineering, pp.223-228, May 2011.
  3. Tsutsumi. D, Ohmura. I, Abe. T, Yoshimura. H, Inagawa. K, "An AES Processing System with a Compact CPU Core for Secure Communication in Embedded Systems," TENCON 2012 IEEE Region 10 Conference, pp.1-5, Nov. 2012.
  4. Tuan Anh Pham, Hasan, M.S, Hongnian Yu, "Area and Power Optimisation for AES Encryption Module Implementation on FPGA," 2012 18th International Conference on Automation and Computing (ICAC), pp.1-6, Sep. 2012.
  5. X. Zhang, H. Li, S. Yang and S. Han, "On a High-Performance and Balanced Method of Hardware Implementation for AES," 2013 IEEE 7th International Conference on Software Security and Reliability-Companion, pp.16-20, Jun. 2013.
  6. X. Cai, R. Sun and J. Liu, "An Ultrahigh Speed AES Processor Method Based on FPGA," 2013 5th International Conference on Intelligent Networking and Collaborative Systems, pp.633-636, Sep. 2013.
  7. Doukas. C, Maglogiannis. I, Koufi. V, Malamateniou. F, Vassilacopoulos. G, "Enabling Data Protection through PKI Encryption in IoT m-Health Devices," 2012 IEEE 12th International Conference on Bioinformatics & Bioengineering(BIBE), pp. 25-29, Nov. 2012.
  8. M. Feldhofer, S. Dominikus and J. Wolkerstorfer, "Strong Authentication for RFID Systems Using the AES Algorithm," Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems, pp.357-370, Aug. 2004.
  9. P. Hamalainen, T. Alho, M. Hannikainen and T. D. Hamalainen, "Design and Implementation of Low-area and Low-power AES Encryption Hardware Core," 9th EUROMICRO Conference on Digital System Design 2006, pp.577-583, Sep. 2006.
  10. P. Maistri and R. Leveugle, "10-Gigabit Throughput and Low Area for a Hardware Implementation of the Advanced Encryption Standard," 2011 14th Euromicro Conference on Digital System Design, pp.266-269, Aug. 2011.

피인용 문헌

  1. Design of Electronic ID System Satisfying Security Requirements of Authentication Certificate Using Fingerprint Recognition vol.19, pp.4, 2015, https://doi.org/10.7471/ikeee.2015.19.4.610