Dynamic Reference Scheme with Improved Read Voltage Margin for Compensating Cell-position and Backgroundpattern Dependencies in Pure Memristor Array

SangHak Shin, Sang-Don Byeon, Jeasang Song, Son Ngoc Truong, Hyun-Sun Mo, Deajeong Kim, and Kyeong-Sik Min^{*}

Abstract-In this paper, a new dynamic reference scheme is proposed to improve the read voltage margin better than the previous static reference scheme. The proposed dynamic reference scheme can be helpful in compensating not only the background pattern dependence but also the cell position dependence. The proposed dynamic reference is verified by simulating the CMOS-memristor hybrid circuit using the practical CMOS SPICE and memristor Verilog-A models. In the simulation, the percentage read voltage margin is compared between the previous static reference scheme and the new dynamic reference scheme. Assuming that the critical percentage of read voltage margin is 5%, the memristor array size with the dynamic scheme can be larger by 60%, compared to the array size with the static one. In addition, for the array size of 64 x 64, the interconnect resistance in the array with the dynamic scheme can be increased by 30% than the static reference one. For the array size of 128 x 128, the interconnect resistance with the proposed scheme can be improved by 38% than the previous static one, allowing more margin on the variation of interconnect resistance.

Index Terms-Dynamic reference scheme, read

The part of this work was presented at 22nd Korean Conference on Semiconductors, Incheon, Korea, Feb. 2015.

The authors are with School of Electrical Engineering, Kookmin University, Seoul, Korea

E-mail : mks@kookmin.ac.kr

voltage margin, cell-position and background-pattern dependencies, pure memristor array

I. INTRODUCTION

Because it becomes more difficult to continue device further in memory technologies, scaling many researchers have been exploring new materials and devices for the next-generation memories. Among them, memristors with resistive switching behavior have gained substantial interest as one of alternative memory devices [1-7]. Memristors are known that they are non-volatile, low power, and very dense. One more advantage of memristors is a possibility that can be implemented by pure memristor array not using any selection devices such as diodes and transistors [8, 9]. This pure memristor array without any selection devices can be very suitable to 3-D integration, because transistors and diodes are much more difficult to be stacked layer by layer, compared to pure memristor array [10-14].

In the pure memristor array, however, we have sneakpath leakage which can flow through the unselected cells. Moreover, some amounts of voltage drop can be caused by interconnect resistance along the row and column lines [2]. The sneak-path leakage and interconnect resistance together degrade the read voltage margin of the selected cell severely.

The amount of degradation of read voltage margin is affected by the background data patterns which are stored in the array. A simple schematic of pure memristor array is shown in Fig. 1(a). In the array, the number of rows

Manuscript received Aug. 28, 2015; accepted Oct. 16, 2015



Fig. 1. The simple schematic of pure memristor array with $n \times m$ memristors. Here, the number of rows and that of columns are n and m, respectively. (b) The worst-case ('H') and the worst-case ('L') of the read voltage margin for reading 'H' and 'L' of the selected cell. The worst-case ('H') is the highest ('H') read voltage of the selected cell among 8 possible cases of different background patterns. The worst-case ('L') is the lowest ('L') read voltage of the selected cell with 'L' among 8 cases of different background patterns. The worst-case ('H') and worst-case ('L') represent the two worst-case read voltage margin for reading 'H' and 'L', respectively. V_{REF} is the reference voltage to be compared with the read voltage to decide 'H' or 'L' of the selected cell.

and that of columns are n and m, respectively. R_1 represents the first row driver in the array. C_1 represents the first column sense amplifier. $M_{1,1}$ is the cross-point memristor on the first row line and first column line. The array size is n×m. Each memristor in the array can be either Low resistance state ('L') or High resistance state ('H'). R_W is interconnect resistance along the row and column lines.

In Fig. 1(a), we divided all the memristor cells into 4 groups in the nxm array. Here, G_1 represents the selected cell, $M_{1,M}$. Here, $M_{1,M}$ is decided to be selected because it is the farthest cell from both row drivers and column sense amplifiers. The farthest cell has the smallest read

voltage margin among all the cells in nxm array. G₂ is the second group of memristors which are on the selected row in the nxm array. G_3 is the third group of memristors that are placed on the selected column that is sensed by the column sense amplifier C_M . G_4 is the fourth group, where the cells are on the columns and rows that are not selected, as shown in Fig. 1(a). Fig. 1(b) shows the worst-case ('H') and worst-case ('L') of read voltage margin. The worst-case ('H') is the worst-case of read voltage margin for reading 'H'. When the selected cell is 'H', the read current flowing into the column sense amplifier becomes small thus the read voltage becomes low. The amount of ('H') read voltage, however, can be affected by the background data patterns of G_2 , G_3 , and G₄. The number of possible cases of background patterns of G_2 , G_3 , and G_4 is $2^3 = 8$, because G_2 , G_3 , and G_4 in Fig. 1(a) are either 'L' or 'H', respectively. Among 8 cases of background patterns, the worst-case ('H') happens when $G_2 = L'$, $G_3 = L'$, and $G_4 = L'$. In this worst-case, the ('H') read voltage can be the highest to get closer to the reference voltage, V_{REF}. As the highest ('H') read voltage gets closer to V_{REF}, it becomes difficult to distinguish between the ('H') read voltage and V_{REF} . In Fig. 1(b), ΔV is the read voltage margin that is defined by the voltage gap between the highest ('H') read voltage and V_{REF} .

Similarly, the worst-case ('L') happens when reading 'L'. When the selected cell has 'L', the read current flowing into the column sense amplifier becomes large thus the read voltage becomes high. Among 8 different background patterns, the worst-case ('L') happens when $G_2 = 'L', G_3 = 'L'$, and $G_4 = 'H'$. In this worst-case, the ('L') read voltage can be the lowest to get closer to the reference voltage, V_{REF} . As the lowest ('L') read voltage gets closer to V_{REF} , it becomes more difficult to distinguish between the ('L') read voltage and V_{REF} . For the worst-case ('L'), ΔV can be defined by the voltage gap between the lowest ('L') read voltage and V_{REF} .

In the static reference scheme as shown in Fig. 1(b), V_{REF} is fixed by a static and constant voltage regardless of different background patterns of G₂, G₃, and G₄. Thus, V_{REF} should be a middle point between the highest ('H') read voltage and the lowest ('L') read voltage, as shown in Fig. 1(b), to maximize the voltage margin, ΔV .

One more thing to degrade the read voltage margin is the position dependence in the array [15, 16]. Fig. 2 shows the read voltage of the selected cell with varying



Column position in the array(#)

Fig. 2. The read voltage of the selected cell according to column position in the array. The upper line is for the read voltage of the selected cell with 'L' and the lower line is for the selected cell with 'H' as the column position is varied. Here, we assume 64x64 pure memristor array. The '1' in the x-axis is the first column from the row driver. The '64' means the farthest 64th column from the row driver.

the column position in the array, when $G_2 = L'$, $G_3 = L'$, and $G_4 = H'$. The upper line of the read voltage is for reading 'L' and the lower line is for sensing 'H'. From this figure, we can know that the read voltages of 'H' and 'L' have not only the data pattern dependence but also the position dependence.

In the following section II, a new dynamic reference scheme is proposed to improve the read voltage margin better than the static reference scheme in Fig. 1(b) [17]. The proposed dynamic reference scheme can be helpful in compensating not only the background pattern dependence but also the cell position dependence. In the section III, we show the simulation results, where the read voltage margin is compared between the previous static reference scheme and the new dynamic reference scheme. In the section IV, we summarize this paper.

II. WORST CASE SIMULATION SETUP AND THE New Proposed Schematic

To improve the read voltage margin better than the previous static reference scheme, we proposed a new dynamic reference scheme, where the reference voltage can be changed according to data patterns of the unselected cells and position of the selected cell in pure memristor array. Fig. 3(a) and (b) show the conceptual schematics of the previous static reference scheme and



Fig. 3. The conceptual schematics of (a) The static reference scheme, (b) The dynamic one. The y-axis is the read voltage of the selected cell. The worst-case ('H') is the highest ('H') read voltage of the selected cell. The worst-case ('L') is the lowest ('L') read voltage of the selected cell. $V_{REF,STATIC}$ is the reference voltage of the static reference scheme. $V_{REF,DYNAMIC}$ is the reference voltage of the dynamic reference scheme. ΔV_{STATIC} is the read voltage margin of the static reference scheme.

the new dynamic one, respectively. The y-axis represents the read voltage of the selected cell. The worst-case ('H') is the highest ('H') read voltage of the selected cell. The worst-case ('L') is the lowest ('L') read voltage of the selected cell. ΔV_{STATIC} is the read voltage margin of the static reference scheme and $\Delta V_{\text{DYNAMIC}}$ is the margin of the dynamic scheme. In the static reference scheme, the reference voltage is fixed by a constant voltage thereby the read voltage margin is very much narrowed, as shown in Fig. 3(a). On the contrary, in the dynamic reference scheme, the reference voltage can be adjusted according to the background data patterns and the cell position in the array. By doing so, the read voltage margin in the dynamic reference scheme, as shown in Fig. 3(b).

In Fig. 4, we propose a new read circuit for implementing the dynamic reference voltage. In Fig. 4,



Fig. 4. The schematic of the read circuit with the proposed dynamic reference scheme. The read operation is composed of two steps, as shown here. The first step is driven by 'PRE_RD' pulse and the second step is activated by 'MAIN_RD' pulse.

the read operation is composed of two steps which are driven by the 'PRE_RD' and 'MAIN_RD' pulses, respectively. Here, the first step is driven by 'PRE_RD' pulse and the second step is activated by 'MAIN_RD' pulse. When 'PRE_RD' pulse is high, the reference voltage which can be different according to different background patterns and different position of the selected cell is adjusted to maximize the read voltage margin for the following 'MAIN_RD' step. When 'MAIN_RD' pulse is high, the selected cell is read and compared with the reference voltage that has been just adjusted in the 'PRE_RD' step in order to decide whether the stored cell is 0 or 1.

PRE in Fig. 4 is the 'PRE_RD' driver for sensing the dynamic reference voltage during the 'PRE_RD' step. The pure memristor array is composed of nxm

memristors, which are represented by M_{1,1}, M_{1,2}, etc. Here, M_{1.1} is on the crossing point between the first row and first column. M_{12} is on the crossing point between the first row and second column. In Fig. 4, R_w means the interconnect resistance. R₁ is the row driver for reading the first row. C1 is the column sense amplifier for the first column. P1,, P2, etc. are representing the resistors for sensing the reference voltage that can be adjusted dynamically according to background data patterns of G₂, G₃, and G₄ and position of the selected cell in the memristor array. The column sense amplifier is shown in detail in the inset of Fig. 4. The first column line is connected to IV_1 that is the current-to-voltage converter. The output of IV_1 is connected to S_1 and S_2 . During the 'PRE_RD' step, S_1 is on and S_2 is off, thus the sensed reference voltage is stored at C1. For the next 'MAIN RD' step, S₁ becomes off and S₂ and S₃ are on. At this time, the read voltage of selected cell is compared with the reference voltage that has been sensed during the 'PRE RD' step. Because the reference voltage can be changed dynamically according to background patterns of G₂, G₃, and G₄ and position of the selected cell, the comparator can have more voltage margin in reading the selected cell. COMP₁ in Fig. 4 is the comparator. The detailed schematic of IV₁ is shown in the inset figure. R_{SENSE} is the sensing resistor and OP_1 and OP_2 are the operational amplifiers that constitute the current-tovoltage converter, IV₁. In Fig. 4, V_{COL1} is the first column-line voltage. V_1 is the output node voltage of IV_1 . V_{REF1} is the adjusted reference voltage that is stored on C₁. V_{OUT1} is the output voltage of the comparator, COMP_1 . V⁺ is the (+) input voltage of COMP_1 . V⁻ is the (-) input voltage of COMP₁.

Fig. 5 shows the voltage waveforms of the read circuit with the proposed dynamic reference scheme in Fig. 4. In the simulation, the array size is assumed 64×64 . Here, V_{64} is the output node voltage of IV₆₄. V_{REF64} is the reference voltage of 64th column and V_{OUT64} is the output voltage of the 64th column. In Fig. 5, the 64th column means the farthest from the row drivers. In the read operation, 'PRE_RD' pulse should be activated for the 'PRE_RD' step. During this step, V_{64} is delivered to V_{REF64} and stored on C_{64} . When 'MAIN_RD' pulse is high, V_{64} and V_{REF64} are delivered to V^+ and V^- of the comparator, respectively. By comparing V^+ and V^- , the



Fig. 5. The waveforms of the read circuit with the proposed dynamic reference scheme.

simulation, we showed two worst cases of V_{64} , V_{REF64} , and V_{OUT64} , as indicated by the worst-case ('H') and worst-case ('L'), in Fig. 5.

III. SIMULATION RESULT

In this paper, the simulation of CMOS-memristor hybrid circuits is performed by CADENCE SPECTRE [18]. Here, CMOS spice parameters were obtained from SAMSUNG 0.13- μ m technology. In the simulation, we assumed that High resistance state (H) and Low resistance state (L) are as high as 1 M Ω and as low as 5 k Ω , respectively. The sensing resistance value used in this paper is 12.2 k Ω . And the interconnect resistance (R_W) is varied from 0 Ω to 4.25 Ω . This range of interconnect resistance is obtained from International Technology Roadmap for Semiconductors (ITRS) [19]. The sensing resistance (R_{SENSE}) is 5 k Ω . The supply voltage (V_{DD}) is 1 V.

For the memristor Verilog-A model, we reflected the recent experimental measure data of memristor devices. To do so, we considered the non-linear dopant kinetics which are dominant at the boundaries of resistive switching in the Verilog-A model [20, 21]. Before we developed the memristor Verilog-A model, we should consider memristive behavior first. The following equation can explain the memristor's current-voltage relationship [1]. Here, v(t) and i(t) represent memristor's voltage and current flow through memristor, respectively. $R_x(t)$ is the value of memristance calculated by Eq. (1). R_{SET} and R_{RESET} are low resistance value and high resistance value, respectively. w(t) is the effective width of memristor and D is the maximum drift distance of w(t). q(t) and Q_{CRIT} mean the accumulated charge flow through the memristor and critical charge for the transition from RESET-to-SET. Here, μ_v is the mobility of dopant in the equation [1].

$$\mathbf{v}(t) = R\mathbf{x}(t) \cdot i(t)$$
$$= \left(\operatorname{Rset} \frac{\mathbf{w}(t)}{\mathbf{D}} + \operatorname{Rreset} \left(1 - \frac{\mathbf{w}(t)}{\mathbf{D}} \right) \right) \mathbf{i}(t)$$
$$= \left(\operatorname{Rset} \frac{q(t)}{Q_{CRIT}} + \operatorname{Rreset} \left(1 - \frac{q(t)}{Q_{CRIT}} \right) \right) \mathbf{i}(t)$$

where

$$\frac{\mathbf{w}(t)}{\mathbf{D}} = \mu_{v} \frac{\mathbf{R}_{\text{SET}}}{\mathbf{D}^{2}} q(t) = \frac{q(t)}{\mathbf{Q}_{\text{CRIT}}}, \text{ and } \mathbf{Q}_{\text{CRIT}} = \frac{\mathbf{D}^{2}}{\mu_{v} \mathbf{R}_{\text{SET}}}$$
(1)

The threshold behaviors and window function are also included in the circuit simulation for verifying the proposed dynamic reference scheme [20, 21].

Fig. 6 shows the simulation results of the memristor Verilog-A model which is used in this paper. Fig. 6(a) shows the input sinusoidal voltage waveform, and Fig. 6(b) shows the current flow through the memristor model that reflects the threshold behavior. In the Fig. 6(c), the resistance is changed from high resistance state to low resistance state when the polarity of the input voltage is positive. When the input voltage is negative, the resistance value is reached from low resistance state to high resistance state.

In Fig. 7(a) and (b), we compared the read voltage



Fig. 6. Simulation result of the memristor Verilog-A model (a) Input sinusoidal voltage, (b) The current flow through memristor model, (c) the change of resistance value.

margin between the previous static reference scheme and the proposed dynamic reference scheme. Here, the read voltage margin, ΔV is defined by

$$\Delta V = \min \begin{pmatrix} V(lowest, 'L') - V_{REF} \\ V_{REF} - V(highest, 'H') \end{pmatrix}$$
(2)

In this paper, V(lowest, 'L') means the lowest read voltage of the selected cell with 'L' among 8 different cases of neighboring groups. V(highest, 'H') means the highest read voltage for reading 'H' among 8 different cases. V_{REF} is the reference voltage. The read voltage margin, ΔV can be decided by the minimum value between V(lowest, 'L') - V_{REF} and V_{REF}-V(highest, 'H'). In Fig. 7(a) and (b), ΔV_{STATIC} and $\Delta V_{\text{DYNAMIC}}$ represent the read voltage margins of the static and dynamic reference schemes. Here, the worst-case ('H') is for the highest ('H') read voltage and the worst-case ('L') is for the lowest ('L') read voltage, among 8 different background patterns. Comparing ΔV_{STATIC} and $\Delta V_{\text{DYNAMIC}}$ shows that the dynamic reference scheme can improve the read voltage margin by as much as 58.28% than the static scheme, by compensating the dependence of read voltage on background patterns. More specifically, for calculating ΔV_{STATIC} in Fig. 7(a), V_{REF} -V(highest, 'H')



Fig. 7. (a) The read voltages with the different background patterns of worst-case ('H') and worst-case ('L') for the static reference scheme, (b) The read voltages with the different background patterns of worst-case ('H') and worst-case ('L') for the dynamic reference scheme.

and V(lowest, 'L') - V_{REF} are obtained, respectively. Between V_{REF} -V(highest, 'H') and V(lowest, 'L')- V_{REF} , according to Eq. (2), the lower value can be regarded ΔV_{STATIC} in Fig. 7(a), which is as low as 51.3 mV. Similarly, for calculating $\Delta V_{DYNAMIC}$, V_{REF} -V(highest, 'H') and V(lowest, 'L')- V_{REF} are obtained, respectively, in Fig. 7(b). V_{REF} -V(highest, 'H') and V(lowest, 'L')- V_{REF} in Fig. 7(b) are 81.2 mV and 82 mV, respectively. Between V_{REF} -V(highest, 'H') and V(lowest, 'L')- V_{REF} , according to Eq. (2), the lower value can be regarded $\Delta V_{DYNAMIC}$, which is 81.2 mV. This value is higher than ΔV_{STATIC} by 58.28%.

Fig. 8(a) and (b) show the percentage read voltage margin with varying the column position of the selected cell in the array. The percentage read voltage margin is defined by $\Delta V / VDD \times 100\%$.

In the Fig. 8(a) and (b), the percentage margin of the read voltage is large when the sense amplifier is close to the row drivers. As the column position becomes farther from the row drivers, the percentage read voltage margin becomes worse. Fig. 8(a) shows the comparison between the dynamic reference scheme and the static one in terms







Fig. 8. The percentage read voltage margin with varying the column position of the selected cell in the array for the static and dynamic reference scheme for (a) $R_W = 1.5 \Omega$, (b) $R_W = 2.5 \Omega$.

of the percentage read voltage margin when the value of interconnect resistance ' R_W ' is 1.5 Ω . The dynamic reference scheme is improved by 3% than the static scheme on average. When the value of the interconnect resistance is 2.5 Ω , the percentage read voltage margin of dynamic reference scheme is improved by 5% on average, as shown in Fig. 8. This results mean that if the value of interconnect resistance is increased, the proposed dynamic reference scheme can improve the read margin more and more.

Fig. 9(a) compares the percentage read voltage margin between the previous static scheme and the new dynamic one with varying the array size with $R_W = 1.5 \Omega$. Here, the critical percentage margin for reading the selected cell is assumed 10% [9] and 5%, respectively. The critical margin means that we cannot distinguish 'L' and 'H', if the percentage read margin is smaller than the

Fig. 9. The percentage read voltage margin with varying the size of array in the simulated array from 16x16 to 128x128 for (a) $R_W = 1.5 \Omega$, (b) $R_W = 2.5 \Omega$.

critical margin. For $R_W = 1.5 \Omega$, the proposed dynamic scheme can increase the array size by 38.5% than the static scheme, assuming the critical margin of 10%. If we lower the critical margin to 5%, the array size can be increased by as much as 60% in the proposed scheme. Fig. 9(b) compares the margin between the previous scheme and proposed one for $R_W = 2.5 \Omega$. In this case, the proposed scheme can increase the array size by 37.5% and 55% for the critical margin of 10% and 5%, respectively, compared to the previous scheme.

Fig. 10(a) shows the percentage read margin with varying the interconnect resistance from 1.5 Ω to 4.25 Ω , for the array size of 64 x 64. Here, the interconnect resistance can be increased to as large as 3.25 Ω in the proposed dynamic scheme, for the successful read operation with 10% critical margin. On the contrary, the interconnect resistance should be smaller than 2.5 Ω in



692

Fig. 10. (a) The percentage read voltage margin with varying the interconnect resistance from 1.5 Ω to 4.25 Ω with 64x64 array size, (b) The interconnect resistance from 0.2 Ω to 0.8 Ω with 128 x 128 array size.

the previous static scheme. Thus, we can know that the interconnect resistance of the dynamic scheme can be larger by 30% than the static reference scheme, allowing more margin on the variation of interconnect resistance. In Fig. 10(b), the 128 x 128 array is simulated with varying the interconnect resistance from 0.2 Ω to 0.8 Ω . For the successful read operation with 10% critical margin, the interconnect resistance can be increased to 0.76 Ω in the proposed scheme. In the previous static scheme, the interconnect resistance should be smaller than 0.55 Ω . Therefore, the interconnect resistance of the proposed dynamic scheme can be larger by 38% than the static reference scheme, allowing more margin on the variation of interconnect resistance. This comparison in Fig. 10(a) and (b) indicate that the proposed dynamic reference scheme can be more reliable in performing read operation with the variation of interconnect resistance. And also, the proposed scheme can be more suitable in the scaled dimensions of interconnect lines in future process technology.

IV. CONCLUSIONS

In this paper, the dynamic reference scheme was proposed to improve the read voltage margin better than the previous static reference scheme. The proposed dynamic reference scheme can be helpful in compensating not only the background pattern dependence but also the cell position dependence. The proposed dynamic reference circuit was verified by simulating the CMOS-memristor hybrid circuit with the practical CMOS SPICE and memristor Verilog-A models. In the simulation, the percentage read voltage margin was compared between the previous static reference scheme and the new dynamic reference scheme. As a result, the dynamic scheme could improve the read voltage margin by 58.28% than the previous static scheme. Assuming that the critical percentage of read voltage margin is 5% and $R_w = 1.5 \Omega$, the memristor array size with the dynamic scheme can be increased by 60%, compared to the array with the static one. For the array size of 64 x 64, the margin of the interconnect resistance of the dynamic scheme can be larger by 30% than the static reference scheme. For the array size of 128 x 128, the margin of the interconnect resistance of the proposed scheme can be improved by 38% than the previous static reference scheme, allowing more margin on the variation of interconnect resistance.

ACKNOWLEDGMENTS

The work was financially supported by NRF-2011-0030228, NRF-2013K1A3A1A25038533, NRF-2013 R1A1A2A10064812, NRF-2015R1A5A7037615, and BK Plus with the Educational Research Team for Creative Engineers on Material-Device-Circuit Co-Design (Grant No: 22A20130000042), funded by the National Research Foundation of Korea (NRF), and by Global Scholarship Program for Foreign Graduate Students at Kookmin Univ. The CAD tools were supported by IC Design Education Center (IDEC), Daejeon, Korea.

REFERENCES

- D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Wiliams, "The missing memristor found," *Nature*, vol. 453, pp. 80-83, 2008.
- [2] E. Linn, R. Rosezin, C. Kügeler, and R. Waser "Complementary resistive switches for passive nanocrossbar memories," *Nature Materials*, vol. 9, pp. 403-406, May 2010.
- [3] J. J. Yang, M. D. Pickett, X. Li, D. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," *Nat. Nanotechnol.*, vol. 3, pp. 429-433, Jul. 2008.
- [4] S. Yu, J. Laing, Y. Wu, and H. Wong, "Read/write schemes analysis for novel complementary resistive switches in passive crossbar memory array," *Nanotechnol.*, vol. 21, pp. 465202-1-465202-5, Oct. 2010.
- [5] R. Rosezin, El. Linn, L. Nielen, C. Kügeler, R. Bruchhaus, and R. Waser, "Integrated complementary resistive switches for passive highdensity nanocrossbar arrays," *IEEE Electron Device Lett.*, vol. 32, no. 2, pp. 191-193, Feb. 2011.
- [6] P. F. Chiu, B. Nikolic, "A differential 2R crosspoint RRAM array with zero stanby current," *IEEE Trans. Circuits Syst*, vol. 62, no. 5, pp. 461-465, May 2015.
- [7] S. Tappertzhofen, E. Linn, L. Nielen, R. Rosezin, F. Lentz, R. Bruchhaus, I.Valov, U.B⁻ottger, and R.Waser, "Capacity based nondestructive readout for complementary resistive switches," *Nanotechnology*, vol. 22, no. 39, pp. 395203-1–395203-7, Sep. 2011.
- [8] Y. Deng, P. Huang, B. Chen, X. Yang, B. Gao, J. Wang, L. Zeng, G. Du, J. Kang, and X. Liu, "RRAM crossbar array with cell selection device: a device and circuit interaction study," *IEEE Trans. Electron Devices.*, vol. 60, no. 2, pp. 719-726, Feb. 2013.
- [9] J. Liang and S. Philip Wong, "Cross-point memory array without cell selectors-device characteristics and data storage pattern dependencies," *IEEE Trans. Electron Devices.*, vol. 57, no. 10, pp. 2531-2538, Oct. 2010.
- [10] D. Lewis and H. Lee, "Architectural evaluation of 3D stacked RRAM caches," in Proc. IEEE Int.

Conf. 3D Syst. Integration, 2009 pp. 1-4.

- [11] C. Kügeler, M. Meier, R. Rosezin, S. Gilles, and R. Waser, "High density 3D memory architecture based on the resistive switching effect," *Solid State Electron*, vol 53, pp. 1287-1292, Oct. 2009.
- [12] E. Ou, and S. S. Wong, "Array architecture for a nonvolatile 3-dimensinal cross-point resistancechange memory," *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 2158-2170, Sep. 2011.
- [13] Y. C. Chen, H. Li, W. Zhang, R. E. Pino, "The 3-D stacking bipolar RRAM for high density," *IEEE Trans. Nanotechnology*, vol. 11, no. 5, Sep. 2012.
- [14] C. H. Wang, Y. H. Tsai, K. C. Lin, M. F. Chang, Y. C. King, and C. J Lin, "Three-dimensional 4F² ReRAM cell with CMOS logic compatible," in *Proc. IEEE Int. Electron Device Meeting*, 2010, pp. 29.6.1-29.6.4.
- [15] J. Mustafa, and R. Waser, "A novel reference scheme for reading passive resistive crossbar memories," *IEEE Trans. Nanotechnology*, vol. 5, no. 6, pp. 687-691, Nov. 2006.
- [16] J. Liang, S. Yeh, S. S. Wong, H. Wong, "Scaling Challenges for the cross-point resistive memory array to sub-10nm node-an interconnect perspective," in *Proc. IEEE Int.* 4th *IMW*, 2012, pp. 1-4.
- [17] S. Shin, S. D. Byeon, J. Song, S. N. Truong, H. S. Mo, and K. S. Min, "A study on the improvement of the read sensing margin of memristor array," presented at the 22nd Korean Conference on Semiconductors, Incheon, Korea, Feb. 2015.
- [18] Virtuoso Spectre Circuit Simulator User Guide 2004 CADENCE, San Jose, CA, USA.
- [19] ITRS, International Technology Roadmap for Semiconductors, 2013.
- [20] C. M. Jung, J. M. Choi, and K. S. Min, "Two-step write scheme for reducing sneak-path leakage in complementary memristor array," *IEEE Trans. Nanotechnol.*, vol 11. No. 3, pp. 611-618, May 2012.
- [21] F. Corinto, A. Ascoli, "A boundary condition-based approach to the modeling of memristor nanostructures," *IEEE Trans. Circuits Syst.*, vol. 59, no. 11, pp. 2713-2726, Nov. 2012.



SangHak Shin received the B.S. degrees in Electronic Engineering from Kookmin University, Seoul, Korea, in 2013. He is currently working toward the M.S. degree at Kookmin University, Seoul, Korea. His research interests include circuit

design, memristor, and memristor-based crossbar for neuromorphic computing systems.



Sang-Don Byeon received the B.S. and M.S. degrees in Electronic Engineering from Kookmin University, Seoul, Korea, in 2012 and 2014, respecttively. His research interests include circuit design, power-management ICs, and the next-generation memories.



JaeSang Song received the B.S. degrees in Electronic Engineering from Kookmin University, Seoul, Korea, in 2014. He is currently working toward the M.S. degree at Kookmin University, Seoul, Korea. His research interests include circuit

design, memristor, and memristor-based crossbar for neuromorphic computing systems.



Son Ngoc Truong received the B.S. and M.S. degrees in Electronic Engineering The University of Technical Education Ho Chi Minh City, Vietnam, in 2006 and 2011, respectively. He is currently working toward the Ph.D degree at Kookmin

University, Seoul, Korea. His research interests include the design of analog and digital circuits, memristor and neuromorphic applications.



Hyun-Sun Mo received the B.S., M.S., and Ph.D degrees in Electronic Engineering from Kookmin Univer- sity, Seoul, Korea, in 1993 and 2011, and 2014, respectively. In 1993, she joined Samsung Electronics Semicon- ductor Division of the development of the low power and high-speed SRAM and Flash memory circuits. Her research interests include the design of analog circuits, power-management ICs, and the next-generation memories.



Daejeong Kim received the M.S. and Ph.D. degree in electronic engineering from Seoul National University, Seoul, Korea, in 1989 and 1994, respectively. In 1994, he joined LG Semicon Co. Ltd., Korea, as an integrated circuit design

engineer. Since 1999, he has been with the School of Electrical Engineering, Kookmin University, Seoul, Korea. His research interests are analog integrated circuits and integrated power electronics.



Kyeong-Sik Min received the B.S. degree in Electronics and Computer Engineering from Korea University, Seoul, Korea, in 1991, and the M.S.E.E. and Ph. D. degrees in Electrical Engineering from Korea Advanced Institute of Science and

Technology (KAIST), Daejeon, Korea, in 1993 and 1997, respectively. In 1997, he joined Hynix Semiconductor Inc., where he was engaged in the development of low-power and high-speed DRAM circuits. From 2001 to 2002, he was a research associate at University of Tokyo, Tokyo, Japan, where he designed low-leakage memories and low-leakage logic circuits. In September 2002, he joined the faculty of Kookmin University, Seoul, Korea, where he is currently a Professor in the School of Electrical Engineering. He was a visiting professor at University of California, Merced, from Aug. 2008 to July 2009. Prof. Min served on various technical program committees such as Asian Solid-State Circuits Conference (A-SSCC), International SoC Design Conference (ISOCC), and Korean Conference on Semiconductors (KCS). He and his students received IDEC CAD & Design Methodology Award (2011), IDEC Chip Design Contest Award (2011), and IDEC Chip Design Contest Award (2012). He is a member of Institute of Electrical and Electronics Engineers (IEEE), Institute of Electronics Engineers of Korea (IEEK), and Institute of Electronics, Information, and Communication Engineers (IEICE) in Japan. His research interests include low-power VLSI, memory design, and power IC design.