A Single-Ended ADC with Split Dual-Capacitive-Array for Multi-Channel Systems

Seong-Jin Cho¹, Ju Eon Kim¹, Dong Ho Shin¹, Dong-Hyun Yoon¹, Dong-Kyu Jung¹, Hong Tae Jeon¹, Seok Lee², and Kwang-Hyun Baek¹

Abstract—This paper presents a power and area efficient SAR ADC for multi-channel near thresholdvoltage (NTV) applications such as neural recording systems. This work proposes a split dual-capacitivearray (S-DCA) structure with shifted input range for ultra low-switching energy and architecture of multichannel single-ended SAR ADC which employs only one comparator. In addition, the proposed ADC has the same amount of equivalent capacitance at two comparator inputs, which minimizes the kickback noise. Compared with conventional SAR ADC, this work reduces the total capacitance and switching energy by 84.8% and 91.3%, respectively.

Index Terms—Multi channel, Near threshold-voltage (NTV), Analog-to-digital converter (ADC), Digital-toanalog converter (DAC), Successive approximation register (SAR), Split dual-capacitive-array (S-DCA)

I. INTRODUCTION

As advances in low-power integrated circuits are made, multi-channel applications such as neural signal acquisition systems (ECG, EEG, and EMG) have been widely studied for portable and implantable biomedical devices. In the design of ADCs for these applications,

Semiconductors, Inchon in Korea, Feb. 2015.

successive-approximation register (SAR) architectures with segmented capacitive array would be the most preferred solution owing to inherent low-power consumption and small area compared with other type ADCs [1-5].

One of the previous segmented SAR architectures [1] reduces the switching energy in capacitive array, however higher sampling operations and larger area are required for analog front-ends (AFEs) as the number of channels increases due to the use of a single sample-andhold (S/H) circuit. The architecture using analog multiplexing scheme [2] adopts 2-branch pipelined S/H to reduce the sampling frequency of the AFEs, which needs additional large S/H capacitor. Another approach for reducing the burden of the AFEs is the digital multiplexing scheme [3] that uses dedicated S/H for each channel. Because the required number of comparators is proportionally increased as the number of channels increases, offset mismatches among multiple comparators is problematic for better linearity in [3]. In addition, the kickback noise of segmented SAR architectures [1-3] causes linearity performance degradation since the load capacitances at two comparator inputs are different. Another segmented SAR architecture is the split capacitor array scheme with attenuation capacitors, which can be applied to both a single-ended and a differential-input SAR ADC [4]. Even though the attenuation capacitors are additionally split to decrease the switching energy, linearity performance is also degraded due to their mismatches.

In this paper, a single-ended SAR ADC by using split dual-capacitive-array (S-DCA) with shifted input range for multi-channel NTV systems is proposed. This work

Manuscript received Jan. 28, 2015; accepted Sep. 22, 2015 A part of this work was presented in Korean Conference on

¹ School of Electrical and Electronics Eng., Chung-Ang University, 84 Heukseok-ro, Dongjak-gu, Seoul, Korea.

²Korea Institute of Science and Technology (KIST), Seongbuk-gu, Seoul, Korea

E-mail:kbaek@cau.ac.kr



Fig. 1. (a) Block diagram of conventional multi-channel architecture for neural recording system, (b) Timing diagram of sampling signals for channel inputs

several advantages: (1) dramatically reduced has switching energy by using S-DCA as well as by shifting sampled input voltage, (2) released bandwidth limitation in AFEs, (3) minimized chip size without degradation in performance due to the kickback noise, and (4) enhanced speed of a comparator at near threshold-voltage (NTV) operation because of the aforementioned input-range shifting scheme of sampled input voltage. Compared with the DCA SAR ADC [5], the total capacitance and the switching energy of the proposed ADC can be reduced by 84.8% and 91.3%, respectively. Section II describes the conventional and proposed architectures followed by Section III which shows the circuit descriptions about two representative schemes of this work. Section IV demonstrates simulated results and Section V summarizes the proposed ADC.

II. ARCHITECTURE

Fig. 1(a) shows the block diagrams of conventional architecture for neural recording systems with *n* channels configuration. It is composed of *n* AFEs, an analog multiplexer (MUX) and an *m*-bit ADC. The AFE consists of low-noise amplifier (LNA) and buffer. Because every channel shares only one ADC, the sampling operation is performed sequentially for each channels and the sampling time of each channels is limited by the number of channel. Fig. 1(b) illustrates the timing diagram for each channel samplings with their signals (*Sample[1]*, *Sample[2]* ... *Sample[n]*). The sampling operation of ADC is performed for each ADC input (*ch[1]*, *ch[2]*, ..., *ch[n]*) in sequential order. Because one ADC can handle



Fig. 2. (a) Block diagram of multi-channel architecture with digital multiplexing scheme [3], (b) Timing diagram of sampling signals for channel inputs

as many as 32 channels [1-5], the settling time for ADC is limited in multi-channel systems, which means that the sampling window (the shaded area in Fig. 1(b)) becomes smaller when the number of channel increases. Consequently, both the analog MUX and ADC must be supported by a driving buffer with sufficient bandwidth and slew rate to minimize sampling error in ADC. These buffers consume much higher power consumption than those of front-end amplifiers because of wide bandwidth and high slew rate requirements. This explains the excessive power dissipation for buffers in the conventional multi-channel system.

To overcome this problem, the digital multiplexing scheme [3] is developed by implanting the MUX function in the ADC, thus eliminates analog MUX and associated buffers required in the front-end block of the previously described conventional multi-channel architecture. Fig. 2(a) shows the block diagram of multichannel system with the digital multiplexing scheme. Because the analog MUX is replaced by digital MUX, this architecture includes only LNA in the front-end circuitry. As shown in Fig. 2(b), the sampling period for each channel input is increased compared with [1]. Although the sampling period is not limited by the number of channels, the ADC reported in [3] requires a dedicated pair of S/H circuit and comparator for each channel, which leads to the large area and the linearity degradation due to offset mismatches among channeldedicated comparators.

In the proposed ADC architecture, these drawbacks are eliminated in aspect of architecture level. Furthermore, total capacitance and switching energy are



506

Fig. 3. Block diagram of proposed ADC with S-DCA for multichannel system

greatly reduced in circuit level. Fig. 3 shows the block diagram of the proposed architecture for multi-channel applications. It is composed of n 5-bit S/H split-capacitive arrays (*SC-array1*), a 10-bit split-CDAC array (*SCDAC-array2*), a comparator and SAR logic. The single comparator is shared for the multi channels, which eliminates the offset problems of the digital multiplexing scheme [3]. The 5-bit S/H *SC-array1* are assigned for ADC inputs (*ch*[1:*n*]) and their outputs are connected to the positive input of the comparator. The 5-bit S/H *SC-array1* plays a role of S/H for each channel input and DAC for upper 5-MSB bits. The 10-bit *SCDAC-array2* plays a role of DAC for lower 5-LSB bits.

III. CIRCUIT DESCRIPTION

The proposed SAR ADC with n-channel formation consists of 10-bit split dual-capacitive-array (S-DCA), n PMOS switches (M_1) , a comparator, and a SAR logic as shown in Fig. 4. The 10-bit S-DCA includes n 5-bit S/H SC-array1s and a 10-bit SCDAC-array2. When one channel input is selected, the dedicated 5-bit S/H SCarrayl is activated and connected to comparator by turning on the M_1 transistor and the other 5-bit S/H SCarray1s sample associated channel inputs. After the sampling operation, the sampled input signal is resolved to 5-MSB bits by using the 5-bit S/H SC-array1. During the decision of 5-MSB bits, the top-plate of the 10-bit SCDAC-array2 is set to the V_{REF} by the M_2 transistor. The remained 5-LSB bits are resolved in the 10-bit SCDAC-array2 with the same manner in the 5-bit S/H SC-array1. The proposed S-DCA has several advantages and these will be described in the following section.



Fig. 4. Block diagram of proposed SAR ADC for multi-channel system

1. Kickback Noise Reduction Scheme

The kickback noise is critical error from dynamic comparator in SAR ADC. When comparator is activated, parasitic capacitances of input transistors in comparator disturb the input voltages of comparator. This fluctuated voltage is accumulated through the conversion-phases and it degrades the linearity of ADC. In case of the DCA structure [5], the capacitances of two capacitive-arrays are different from each other (one array has $32C_0$ and the other array has $1024C_0$, which leads to the different amount of kickback effect to the inputs of comparator. To minimize the kickback noise, the DCA structure uses unit capacitance over 50fF which is relatively larger than the unit capacitance (1.5 fF) used in [4]. In the proposed design; however, the capacitances of two capacitivearrays are same with $32C_0$, which has the same voltage fluctuation to the two capacitive-arrays when comparator is activated. In order to consist of identical amount of capacitive-arrays, this ADC uses the attenuation capacitor (C_{ATT}) to make the equivalent capacitance same in both differential input of comparator. Also, the effect of kickback noise is reduced compared to the DCA structure and its level is same as the differential-input SAR ADC [4]. However, when the number of channel increases, parasitic capacitances of switches for channel selection is dominant and increase the comparator error from kickback noise. To minimize the channel effect, dummy transistors for modeling of channel selection



Fig. 5. Block diagram and switching energy generation of 10bit DCA SAR ADC [5] (a) Block diagrams of the sample and hold operations, (b) Waveform of the comparator inputs (only the upper 5 MSBs are shown)

switches is also considered in the proposed design.

2. Energy-efficient Switching Scheme

In a single-ended SAR ADC, the capacitive-array is the most power hungry block owing to the large amount of switching energy. Although the DCA SAR ADC [5] reduces the switching energy at the expense of the additional 5-bit sample and hold (S/H) array, the DCA SAR ADC still consumes large amount of switching energy during the S/H operation. Several techniques using additional voltage reference of V_{CM} (= $V_{REF}/2$) have been introduced to reduce the switching energy [6, 7]. When V_{CM} is lower than the threshold voltage of the MOS switches, however, it cannot be applied to lowvoltage, especially NTV applications [4]. The proposed ADC with no extra voltage reference achieves at least 42.7% less switching energy as compared with other single-ended SAR ADCs.

For the simple explanation, the ADC operation with one channel connection is illustrated to compare the conventional design [5] and the proposed design. Fig.



Fig. 6. Block diagram and switching energy generation of the proposed 10-bit SAR ADC with S-DCA (a) Block diagrams of the sample and hold operations, (b) Waveform of the comparator inputs (only the upper 5 MSBs are shown)

5(a) shows the block diagrams when the phase changes from sample to hold in the DCA SAR ADC, where the 10-bit DCA includes a 5-bit S/H C-arrayl and a 10-bit *CDAC-array2*. The largest capacitor of $512C_0$ is not for switching operation but for the binary ratio of the 10-bit CDAC-array2. In the sample phase, the positive input of a comparator is connected to the V_{IN} and the negative input is set to G_{ND} through M_3 . Once the positive input of the comparator is sampled and held to be $V_{IN(SH)}$, the halves of the capacitors $512C_0(C_0, 2C_0, 4C_0, \dots, 481C_0)$ in the 10-bit CDAC-array2 are reconnected from G_{ND} to V_{REF} , which results in $V_{REF}/2$ voltage shift of the negative input with the large switching energy of $256C_0 V_{REF}^2$. Fig. 5(b) shows the waveform of the comparator inputs, where the voltage range of positive input of comparator is ranged from 0 to V_{REF} . Fig. 6(a) shows the block diagram of the proposed ADC for the S/H operation. The capacitor of $31C_0$ is for the binary ratio of the 10-bit CDAC-array2. The proposed ADC with S-DCA not only has the same capacitance between two capacitive-arrays



Fig. 7. Switching energy comparisons

 Table 1. Comparisons between various switching schemes (single-ended SAR ADCs)

Switching procedure	Average switching energy $(C_0 V_{ref}^2)$	Energy saving (%)
DCA [1]	323.0	reference
MCS [2]	85.3	73.6
V _{REF} /2 reference only [3]	84.7	73.7
Split with sub-DAC [4]	49.1	84.8
This work	28.1	91.3

but also contains the less total capacitance compared to the DCA SAR ADC. The analog voltage transition of the proposed ADC is different from the DCA SAR ADC.

Unlike the DCA structure that the negative input of the comparator is shifted up by $V_{REF}/2$, the positive input of comparator in the proposed S-DCA is shifted up by $V_{REF}/2$ to reduce the switching energy by 96.9% during the S/H operation. In the sample phase, the positive input of comparator is connected to the V_{IN} and the negative input is set to V_{REF} through M_2 . In the hold phase, the halves of capacitors $16C_0(C_0, C_0, 2C_0, \dots, 8C_0)$ in the 5bit S/H SC-array1 are reconnected from G_{ND} to V_{REF} , which results in $V_{REF}/2$ voltage shift of the positive input with the switching energy of $8C_0 V_{REF}^2$. Eventually, the positive input of comparator becomes $V_{IN(SH)} + V_{REF}/2$ and its voltage range is shifted up by $V_{REF}/2$ as shown in Fig. 6(b). The switching energy of the proposed SAR ADC for the S/H and conversion phases is $80C_0 V_{REF}^2$ and $12.1C_0 V_{REF}^2$, which corresponds to 3.1% and 30% when compared with [5], respectively. The input-range shifting scheme is also suitable for NTV operations.

IV. SIMULATED RESULTS

Fig. 7 shows MATLAB behavioral simulation results of the switching energy in 10-bit SAR ADC with various

Table 2. Performance summary of the proposed 10-bit ADC

Process	55nm CMOS process
Supply	0.5V
Resolution	10bit
Sampling rate	500kS/s
SFDR	74.51dB
SNDR	58.6dB
ENOB	9.44bit
Power consumption	2.51uW
FOM	7.2fJ/conversion-step
Unit capacitance	5fF
Core area (only 1-channel)	0.13 x 0.07 mm ²



Fig. 8. Dynamic performance (F_s =500 kHz, F_{IN} = 164.55 kHz)

switching schemes. The proposed ADC shows the sawtype waveform which is the lowest switching energy over the entire output codes. The average values are summarized in Table 1. The proposed ADC reduces the average switching energy by 91.3% and 42.7% when compared with the DCA SAR ADC [5] and the split with sub-DAC [8], respectively. Table 2 shows the performance summary of the proposed 10-bit SAR ADC in 1P6M 55 nm CMOS process. As shown in Fig. 8, SNDR of 58.6 dB and SFDR of 74.5dB are achieved at 500 kS/s and 0.5V supply. The analog circuits (comparator, S/H, CDAC) consume 1.58 uW while the digital power consumption is 0.93 uW. The FOM of the proposed 10-bit SAR ADC is 7.2 fJ/conversion-step.

V. CONCLUSIONS

This paper proposes a single-ended SAR ADC by using S-DCA combined with input-range shifting scheme for multi-channel NTV systems. This work removes the power hungry driving buffer in the front-end block of the analog MUX scheme, thus enhancing sampling speed. It also eliminates the offset mismatch problem between multiple comparators existed in the digital multiplexing scheme. Additionally, the large amount of kickback noise is reduced by assigning the same amount of load capacitance in this design, which reduces the total unit capacitance 84.4% compared to the previous DCA structure. By shifting up the sampled input voltage, the switching energies for S/H as well as conversion operations in the proposed ADC are dramatically reduced. As a result, the proposed ADC reduces the switching energy by at least 42.7% as compared with the previously reported schemes and achieves the state-ofthe-art switching energy among single-ended SAR ADCs.

ACKNOWLEDGMENTS

This work was supported by the Materials & Components Technology Development (MCTD) Program (no. 10043660) funded by the Ministry of Trade, Industry & Energy (MI, Korea) and by the ICT R&D program of MSIP/IITP, Korea (no. 2014-911-05-002). It was also supported by the Ministry of Science, ICT and Future Planning (MSIP), Korea, under the ITRC (Information Technology Research Center) support program (IITP-2015-H8501-15-1010) supervised by the Institute for Information & communications Technology Promotion (IITP). This research was supported by the Chung-Ang University Excellent Student Scholarship in 2014.

REFERENCES

- Zou, X., Liew, W.-S., Yao, L., Lian Y., "A 1V 22uW 32-Channel Implantable EEG Recording IC," Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 126-127, Feb., 2010.
- [2] D. Han, Y. Zheng, R. Rajkumar, G. Dawe, M. Je, "A 0.45V 100-Channel Neural-Recording IC with Sub-μW/Channel Consumption in 0.18 μ m CMOS," Solid-State Circuits Conference, 2013. ISSCC 2013. Digest of Technical Papers. IEEE International,, pp. 290-291, Feb., 2013.
- [3] W. S. Liew, X. Zou and Y. Lian, "A 0.5-V 1.13uW/Channel Neural Recording Interface with

Digital Multiplexing Scheme," in Proc. ESSCIRC 2011, pp. 219-222, Sep., 2011.

- [4] Tai, H., Hu, Y., Chen, H., and Chen, H. "A 0.85 fJ/conversion-step 10b 200 kS/s subranging SAR ADC in 40 nm CMOS," IEEE ISSCC Dig. Tech. Pap., San Francisco, CA, USA, pp. 196–197, Feb., 2014.
- [5] Liew, W.-S., Zou, X., Yao, L., and Lian Y., "A 1-V 60μW 16-Channel Interface Chip for Implantable Neural Recording," *IEEE Custom Integrated Circuits Conf., San Jose, CA, USA*, pp. 507-510, Sep., 2009.
- [6] Hariprasath, V., Guerber, J., Lee, S.-H., and Moon, U.-K. "Merged capacitor switching based SAR ADC with highest switching energy efficiency," Electron. Lett., vol.46, no.9, pp.620–621, Apr., 2010.
- [7] Hu, W., Liu, Y.T., Nguyen, T., Lie, D.Y.C., Ginsburg, B.P. "An 8-Bit Single-Ended Ultra-Low-Power SAR ADC With a Novel DAC Switching Method and a Counter-Based Digital Control Circuitry," *Circuits and Systems I, IEEE Trans. on*, vol.60, no.7, pp. 1726-1739, July, 2013.
- [8] Yip, M., Chandrakasan, A.P. "A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1V Power Scalable SAR ADC for Sensor Applications," *IEEE J. Solid State Circuits*, vol.48, no.6, pp.1453-1464, June, 2013.



Seong-Jin Cho received the B.S. and M.S. degrees at School of Electrical and Electronics Engineering from Chung-Ang University (CAU), Seoul, Korea, in 2009 and 2011, respectively, where he is currently working toward the Ph.D. degree in electrical and

electronics engineering. His research interests include ultra low-power low-voltage SAR ADCs for bio-medical applications.



Ju Eon Kim received the B.S. and M.S. degrees at School of Electrical and Electronics Engineering from Chung-Ang University (CAU), Seoul, Korea, in 2012 and 2014, respectively. He is currently working toward the Ph.D. degree in electrical and

electronics engineering. His research interests include high-resolution and low-power ADCs.



Dong Ho Shin received the B.S degrees at School of Electrical and Electronics Engineering from Chung-Ang University (CAU), Seoul, Korea, in 2013. He is currently working toward the M.S. degree in electrical and electronics engineering. His

research interests include high-speed I/O interface (SerDes) circuits.



Dong-Hyun Yoon received the B.S degrees at School of Electrical and Electronics Engineering from Chung-Ang University (CAU), Seoul, Korea, in 2014. He is currently working toward the M.S. degree in electrical and electronics engineering. His

research interests include low-noise PLL and data converters.



Dong-Kyu Jung received the B.S degrees at School of Electrical and Electronics Engineering from Chung-Ang University (CAU), Seoul, Korea, in 2014. He is currently working toward the M.S. degree in electrical and electronics engineering. His

research interests include clock data recovery (CDR) and low-power ADCs.



Hong-Tae Jeon received the B.S. degree in Department of Electronics Engineering in 1976 from Seoul National University and the M.S., and Ph.D. degrees in Department Electrical Engineering from State University of New York at Stony

Brook, in 1982 and 1986, respectively. He is currently a professor at the School of Electrical and Electronics Engineering, Chung-Ang University (CAU), Seoul, Korea. His research interests include fuzzy and neural networks, genetic algorithm and its application. He is President Emeritus of the Institute of Electronics and Information Engineers (IEIE), Korea.



Seok Lee (M'96) received the M.S. and Ph.D. degrees in Physics from Yonsei University, Seoul, Korea, in 1987 and 1994, respectively. From 1995 to 1996, he worked as a visiting researcher at University of Tokyo, Japan. Since, 1996, he has been with

Korea Institute of Science and Technology (KIST) where he is now a Principal Research Scientist in Photonics Research Center. His current research interests include the design and implementations of bio-medical and environment sensor systems.



Kwang-Hyun Baek (S'97–M'02– SM'10) received the B.S. and M.S. degrees from Korea University, Seoul, Korea, in 1990 and 1998, respectively. He received the Ph.D. degree in electrical engineering from the University of Illinois at Urbana-

Champaign (UIUC), IL, USA, in 2002. From 2000 to 2006, he was with the Department of High-Speed Mixed-Signal ICs as a senior scientist at Rockwell Scientific Company, formerly Rockwell Science Center (RSC), Thousand Oaks, CA, USA. At RSC, he was involved in development of high-speed data converters (ADC/DAC) and direct digital frequency synthesizers (DDFS). He was also with Samsung Electronics from 1990 to 1996. Since 2006 he has been with the School of Electrical and Electronics Engineering, Chung-Ang University (CAU), Seoul, Korea, where he is a faculty member. His research interests include high-performance analog and digital circuits such as low-power ADCs, high-speed DACs, hybrid frequency synthesizers (PLLs, DDFSs), highspeed interface circuits (CDRs, SerDes), PMIC, and near threshold-voltage (NTV) circuits.