Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

An Efficient Hardware Implementation of Lightweight Block Cipher Algorithm CLEFIA for IoT Security Applications

IoT 보안 응용을 위한 경량 블록 암호 CLEFIA의 효율적인 하드웨어 구현

  • Bae, Gi-chur (School of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Shin, Kyung-wook (School of Electronic Engineering, Kumoh National Institute of Technology)
  • Received : 2015.10.06
  • Accepted : 2015.11.24
  • Published : 2016.02.29
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes an efficient hardware implementation of lightweight block cipher algorithm CLEFIA. The CLEFIA crypto-processor supports for three master key lengths of 128/192/256-bit, and it is based on the modified generalized Feistel network (GFN). To minimize hardware complexity, a unified processing unit with 8 bits data-path is designed for implementing GFN that computes intermediate keys to be used in round key scheduling, as well as carries out round transformation. The GFN block in our design is reconfigured not only for performing 4-branch GFN used for round transformation and intermediate round key generation of 128-bit, but also for performing 8-branch GFN used for intermediate round key generation of 256-bit. The CLEFIA crypto-processor designed in Verilog HDL was verified by using Virtex5 XC5VSX50T FPGA device. The estimated throughput is 81.5 ~ 60 Mbps with 112 MHz clock frequency.

경량 블록 암호 알고리즘 CLEFIA의 효율적인 하드웨어 설계에 대하여 기술한다. 설계된 CLEFIA 보안 프로세서는 128/192/256-비트의 세 가지 마스터키 길이를 지원하며, 변형된 GFN(Generalized Feistel Network) 구조를 기반으로 8-비트 데이터 패스로 구현되었다. 라운드키 생성을 위한 중간키 계산용 GFN과 암호 복호 라운드 변환용 GFN을 단일 데이터 프로세싱 블록으로 구현하여 하드웨어 복잡도를 최소화하였다. 본 논문의 GFN 블록은 라운드 변환과 128-비트의 중간 라운드키 계산을 위한 4-브랜치 GFN과 256-비트의 중간 라운드키 계산을 위한 8-브랜치 GFN으로 재구성되어 동작하도록 설계되었다. Verilog HDL로 설계된 CLEFIA 보안 프로세서를 FPGA로 구현하여 정상 동작함을 확인하였다. Vertex5 XC5VSX50T FPGA에서 최대 112 MHz 클록으로 동작 가능하며, 마스터키 길이에 따라 81.5 ~ 60 Mbps의 성능을 갖는 것으로 평가되었다.

Keywords

References

  1. D.H. Kim, S.W Yoon and Y.P. Lee, "Security for IoT Services," Information and Communications Magazine, vol. 30, no. 8, pp. 53-59, Jul. 2013.
  2. C. Lu, "Overview of Security and Privacy Issues in the Internet of Things," http://www.cse.wustl.edu/-jain/cse574-14/ftp/security/
  3. B.I Jang and C.S. Kim, "A study on the security technology for the internet of things," Journal of Security Engineering, vol.11, no.5, pp.429-438, 2014. https://doi.org/10.14257/jse.2014.10.05
  4. T. Eisenbarth, C. Paar, A. Poschmann, S. Kumar and L. Uhsadel, "A Survey of Lightweight Cryptography Implementations," IEEE Design & Test of Computers, vol. 24, no. 6, pp. 522-533, 2007. https://doi.org/10.1109/MDT.2007.178
  5. M.J. Sung and K.Y. Shin, "An Efficient Hardware Implementation of Lightweight Block Cipher LEA-128/ 192/ 256 for IoT Security Applications," Journal of the Korea Institute of Information and Communication Engineering, vol. 19, no. 7, pp, 1608-1616, Jul. 2015. https://doi.org/10.6109/jkiice.2015.19.7.1608
  6. HIGHT Algorithm Specification, Korea Internet and Security Agency, Jul. 2009.
  7. TTA Standard TTAK.KO-12, 128-bit Lightweight Block Cipher LEA, Telecommunication Technology Association, Dec. 2013.
  8. The 128-bit Block Cipher CLEFIA : Algorithm Specification, Sony Corporation, 2007.
  9. A. Bogdanov et al., "PRESENT: An Ultra-Lightweight Block Cipher," Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES 07), LNCS 4727, Springer, pp. 450-466, 2007.
  10. D. Wheeler and R. Needham, "TEA, a Tiny Encryption Algorithm," Proc. of the Second International Workshop on Fast Software Encryption, pp. 97-110, 1995.
  11. C.H. Lim and T. Korkishko, "mCrypton - A Lightweight Block Cipher for Security of Low-Cost RFID Tags and Sensors," Proc. of Information Security Applications, LNCS 3786, pp. 243-258, Aug. 2005.
  12. T. Akishita and H. Hiwatari, "Very Compact Hardware Implementations of the Block Cipher CLEFIA," in Selected Areas in Cryptography-SAC 2011, ser. LNCS, vol. 7118, pp. 278-292, Springer-Verlag, 2012.
  13. T. Shirai, K. Shibutani, T. Akishita, S. Moriai, and T. Iwata, "Hardware Implementations of the 128-bit Blockcipher CLEFIA," Technical report of IEICE, vol. 107, no. 141, ISEC2007-49, pp. 29-36, Jul. 2007 (in Japanese)
  14. T. Sugawara, N. Homma, T. Aoki and A. Satoh, "High-Performance ASIC Implementation of the 128-bit Block Cipher CLEFIA," Proc. of 2008 IEEE International Symposium on Circuits and Systems(ISCAS 2008), pp. 2925-2928, May, 2008.