Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design of 0.5V Electro-cardiography

전원전압 0.5V에서 동작하는 심전도계

  • Received : 2016.03.10
  • Accepted : 2016.03.28
  • Published : 2016.07.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, electrocardiogram (ECG) analog front end with supply voltage of 0.5V has been designed and verified by measurements of fabricated chip. ECG is composed of instrument amplifier, 6th order gm-C low pass filter and variable gain amplifier. The instrument amplifier is designed to have gain of 34.8dB and the 6th order gm-C low pass filter is designed to obtain the cutoff frequency of 400Hz. The operational transconductance amplifier of the low pass filter utilizes body-driven differential input stage for low voltage operation. The variable gain amplifier is designed to have gain of 6.1~26.4dB. The electrocardiogram analog front end are fabricated in TSMC $0.18{\mu}m$ CMOS process with chip size of $858{\mu}m{\times}580{\mu}m$. Measurements of the fabricated chip is done not to saturate the gain of ECG by changing the external resistor and measured gain of 28.7dB and cutoff frequency of 0.5 - 630Hz are obtained using the supply voltage of 0.5V.

본 논문에서는 전원전압 0.5V의 심전도 검사기(ECG)를 설계하고 칩으로 제작하여 성능을 확인하였다. ECG는 계측 증폭기, 6차 gm-C 저역 통과 필터 그리고 가변이득증폭기로 구성되어 있다. 계측증폭기는 이득이 34.8dB, 6차 gm-C 저역 통과 필터는 400Hz의 차단주파수를 가지게 설계되었다. 저역 통과 필터의 연산 트랜스컨덕턴스 증폭기는 저전압 동작을 위하여 차동 바디 입력 방법을 사용하였다. 가변이득증폭기의 이득 범위는 6.1~26.4dB로 설계되었다. 설계된 심전도 검사기는 TSMC $0.18{\mu}m$ CMOS 공정을 이용하여 $858{\mu}m{\times}580{\mu}m$의 칩크기로 제작되었다. 측정은 입력 신호를 포화시키지 않도록 외부 연결 저항을 조절하여 이득을 낮춘 상태에서 진행한바, 중간 주파수 이득 28.7dB, 대역폭은 0.5 - 630Hz을 얻었으며, 전원전압 0.5V에서 동작함을 확인하였다.

Keywords

References

  1. Y. J. Nam and K. M. Park, "Development of a Portable Digital Electrocardiograph(ECG) measurable with Gel-less Metal Electrodes" JKAIS, vol. 14, no.4, pp. 1903-1907, 2013.
  2. S. I. Lim, "Review of bio-signal processing chips," Review of KIISC, vol. 17, no. 1, pp. 38-46, Feb. 2009.
  3. S. I. Lim, "Bio-medical chip design technology," Journal of IEEK, vol. 37, no. 10, pp. 48-62, August 2010.
  4. H. G. Cho and S. I. Lim, "Design of instrument amplifier for bio-signal measurements," in Proc. of IEEK SoC Conference 2009, pp. 85-88, May 2009.
  5. J. C. Baek, Analog Filter and Op Amp, Seongnam, SyncWorks, 2002.
  6. S. B. Park, Design of Analog IC Filter, Seoul, HongRung Publishing, 1999.
  7. S. H. Bae, S. I. Cho, S. I. Lim and B. S. Mun, "Design of bandpass filter for body composition analysis," Journal of IEEK, vol. 42, no. 5, pp. 43-50, Sept. 2005.
  8. A. Veeravalli, E. Sanchez-Sinencio, and J. Silva-Martinez, "Transconductance amplifier structures with very small transconductances: a comparative design approach," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 770-775. June 2002. https://doi.org/10.1109/JSSC.2002.1004582
  9. I. Fujimori and T. Sugimoto, "A 1.5 V, 4.1 mW dual-channel audio delta-sigma D/A converter," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1863-1870. December 1998. https://doi.org/10.1109/4.735525
  10. B. Razavi, Design of analog CMOS integrated circuits, New York, NY: McGraw-Hill, 2003.