DOI QR코드

DOI QR Code

New buffer mapping method for Hybrid SPM with Buffer sharing

하이브리드 SPM을 위한 버퍼 공유를 활용한 새로운 버퍼 매핑 기법

  • Received : 2016.06.27
  • Accepted : 2016.07.26
  • Published : 2016.08.31

Abstract

This paper proposes a new lifetime aware buffer mapping method of a synchronous dataflow (SDF) graph on a hybrid memory system with DRAM and PRAM. Since the number of write operations on PRAM is limited, the number of written samples on PRAM is minimized to maximize the lifetime of PRAM. We improve the utilization of DRAM by mapping more buffers on DRAM through buffer sharing. The problem is formulated formally and solved by an optimal approach of an answer set programming. In experiment, the buffer mapping method with buffer sharing improves the PRAM lifetime by 63%.

Keywords

References

  1. G. Dhiman, R. Ayoub, T. Rosing, "PDRAM: A Hybrid PRAM and DRAM Main Memory System," Proceedings of ACM/IEEE Design Automation Conference, pp. 664-669, 2009.
  2. Y. Chang, J. Hsieh, T. Kuo, "Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design," Proceedings of ACM/IEEE Design Automation Conference, pp. 212-217, 2007.
  3. M. H. Kryder, C. S. Kim, "After Hard Drives-What Comes Next?," IEEE Transactions on Magnetics, Vol. 45, No. 10, pp. 3406-3413, 2009. https://doi.org/10.1109/TMAG.2009.2024163
  4. P. Mangalagiri, A. Yanamandra Y. Xie, N. Vijaykrishnan, M. J. Irwin, K. Sarpatwari, O. O. A. Karim, "A Low-Power Phase Change Memory Based Hybrid Cache Architecture," GLSVLSI, pp. 395-398, 2008.
  5. E. A. Lee, "Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing," IEEE Transactions on Computers, Vol. 14, pp. 590-35, 1987.
  6. H. Oh, S. Ha, "Efficient code synthesis from extended dataflow graphs for multimedia applications," Proceedings of ACM/IEEE Design Automation Conference, pp. 275-280, 2002.
  7. D. Lee, H. Oh, "A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory," ACM Transactions on Embedded Computing Systems, Vol. 12, Issue 1s, No. 36, 2013.
  8. M. Kandemir, M. J. Irwin, G. Ghen, I. Kolcu, "Banked scratch-pad memory management for reducing leakage energy consumption," Proceedings of IEEE/ACM International Conference on Comput.-aided design, pp. 120-124, 2004.
  9. J. Hu, C. J. Xue, Q. Zhuge, W. -C. Tseng, E. H. Sha, "Data allocation optimization for hybrid scratch pad memory with SRAM and nonvolatile memory," IEEE Transactions on Very Large Scale Integration Systems, Vol. 21, No. 6, pp. 1094-1102, 2012.
  10. J. Hu, C. J. Xue, W. Tseng, Y. He, M. Qiu, E. H.-M. Sha, "Reducing Write Activities on Non-volatile Memories in Embedded CMPs via Data Migration and Recomputation," Proceedings of ACM/IEEE Design Automation Conference, pp. 350-355, 2010.
  11. K. Lee, A. Orailoglu, "Application specific non-volatile primary memory for embedded systems," Proceedings of the IEEE/ACM/IFIP International conference on Hardware/Software codesign and system synthesis, pp. 31-36, 2008.
  12. S. Cho, H, Lee, "Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance," Proceedings of IEEE/ACM International Symposium on Microarchitecture, pp. 347-357, 2009.
  13. S. S. Bhattacharyya, P. K. Murthy, E. A. Lee, "Synthesis of Embedded Software from Synchronous Dataflow Specifications," Journal of VLSI Signal Processing 21, Vol. 21, No. 2, pp. 151-166, 1999. https://doi.org/10.1023/A:1008052406396
  14. H. Oh, N. Dutt, S. Ha, "Memory Optimal Single Appearance Schedule with Dynamic Loop Count for Synchronous Dataflow Graphs," Proceedings of Asia and South Pacific Design Automation Conference, pp. 497-502, 2006.
  15. W. Che, K. Chatha, "Compilation of stream programs onto scratch-pad memory based embedded multicore processors through retiming," Proceedings of ACM/IEEE Design Automation Conference, pp. 122-127, 2011.
  16. W. Che, K. Chatha, "Scheduling of Stream Programs onto SPM Enhanced Processors with Code Overlay," Proceedings of IEEE/ACM Symposium on Embedded Systems and Real-time Multimedia, pp. 9-18, 2011.
  17. S. Udayakumaran, A. Dominguez, R. Barua, "Dynamic allocation for scratch-pad memory using compile-time decisions," ACM Transactions on Embedded Computing Systems, Vol. 5, No. 2, pp. 472-511, 2006. https://doi.org/10.1145/1151074.1151085
  18. M. Kandemir, J. Ramanujam, M. J. Irwin, N. Vijaykrishnan, I. Kadayif, A. Parikh, "Dynamic management of scratch-pad memory space," Proceedings of ACM/IEEE Design Automation Conference, pp. 690-695, 2001.
  19. J. Choi, H. Oh, S. Kim, S. Ha, "Executing Synchronous Dataflow Graphs on an SPM based Multi-core Architecture," Proceedings of ACM/IEEE Design Automation Conference, pp. 664-671, 2012.
  20. J. H. Lee, "PCM Main Memory for Low Power Embedded System", IEMEK J. Embed. Sys. Appl., Vol. 10, No. 6, pp. 391-397, 2015 (in Korean). https://doi.org/10.14372/IEMEK.2015.10.6.391
  21. Y. Joo, M. H. Kim, I. K. Han, S. S. Lim, "Cache Simulator Design for Optimizing Write Operations of Nonvolatile Memory Based Caches," IEMEK J. Embed. Sys. Appl., Vol. 11, No. 2, pp. 87-95, 2016 (in Korean). https://doi.org/10.14372/IEMEK.2016.11.2.87
  22. M. Gebser, R. Kaminski, B. Kaufmann, M. Ostrowski, T. Schaub, M. Schneider, "Potassco: The Potsdam Answer Set Solving Collection," AI Communications, Vol. 24, No. 2, pp. 105-124, 2011.