

# Gap-Fill Characteristics and Film Properties of DMDMOS Fabricated by an F-CVD System

Woojin Lee<sup>1</sup>, Atsuki Fukazawa<sup>2</sup> and Yong-Ho Choa<sup>3†</sup>

<sup>1</sup>Process Development Team, Semiconductor R&D Center, Samsung Electronics Co., LTD,  
Samsungjeonja-ro 1, Hwaseong, Gyeonggi-do 18448, Republic of Korea

<sup>2</sup>ASM Japan K.K., R&D Process Development, 23-1, 6-chome, Nagayama, Tama-shi, Tokyo 206-0025, Japan

<sup>3</sup>Functional Nano-Materials Research Lab, Department of Chemical Engineering, Hanyang University,  
55 Hanyangdaehak-ro, Sangrok-gu, Ansan, Gyeonggi-do 15588, Republic of Korea

(Received July 1, 2016 : Revised July 14, 2016 : Accepted July 14, 2016)

**Abstract** The deposition process for the gap-filling of sub-micrometer trenches using DMDMOS,  $(\text{CH}_3)_2\text{Si}(\text{OCH}_3)_2$ , and  $\text{C}_x\text{H}_y\text{O}_z$  by flowable chemical vapor deposition (F-CVD) is presented. We obtained low-k films that possess superior gap-filling properties on trench patterns without voids or delamination. The newly developed technique for the gap-filling of sub-micrometer features will have a great impact on IMD and STI for the next generation of microelectronic devices. Moreover, this bottom up gap-fill mode is expected to be universal in other chemical vapor deposition systems.

**Key words** gap fill, f-cvd, low-k, trench pattern, microelectronic.

## 1. Introduction

Integrated circuits fabricated on semiconductor substrates for large scale integration require multiple levels of metal interconnections to electrically interconnect the discrete layers of semiconductor devices on semiconductor chips. The different levels of interconnections are separated by various insulating or dielectric layers, which are etched via holes to connect a level of metal to the next level.

As the feature sizes shrink and the density of transistors on chips further increases, the electrical resistance and parasitic capacitance with back end of the line aluminum interconnections have become major factors which limit the circuit speed of high-performance integrated circuits (ICs).<sup>1-2)</sup> By decreasing the thickness of the insulating layers, the intra-level and inter-level capacitances between the metal lines increase since the capacitance is inversely proportional to the spacing between the lines. As the capacitance increases, the resistor-capacitor(RC) time delay increases. Increasing the RC time delay decreases the frequency response of the circuit and increases the signal propagation time through the circuit, thereby adversely

affecting the circuit performance. Therefore, it is desirable to minimize the RC time constant. One approach to reduce these RC time delays is to use an insulating material having a lower dielectric constant  $k$  to reduce the capacitance between the metal lines. Low-k layers also help to prevent cross-talk between different metal layers and reduce device power consumption.

Among potential low-k materials, carbon-doped oxides or organosilicate glass (OSG,  $\text{SiCO:H}$ ) have become the major candidates for potential applications beyond 130 nm device nodes. It has been shown that organic functional groups can dramatically decrease the dielectric constant by increasing the free volume of films.<sup>3-5)</sup> However, from the process integration point of view, this new group of low-k materials, which usually possess a low density and high porosity, has yet to demonstrate improved mechanical and thermal stabilities, including hardness, elastic modulus, and no delamination. Furthermore, as circuit densities continue to increase, the widths of these gaps decrease further, thereby increasing the gap aspect ratio, which is typically defined as the gap height divided by the gap width. As a result, filling these narrower gaps becomes

<sup>†</sup>Corresponding author

E-Mail : [choa15@hanyang.ac.kr](mailto:choa15@hanyang.ac.kr) (Y.-H. Choa, Hanyang Univ.)

© Materials Research Society of Korea, All rights reserved.

This is an Open-Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/by-nc/3.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

more difficult, which can lead to unwanted voids and discontinuities in the insulating or gap-fill material.

We developed novel OSG films using dimethyl dimethoxy silane(DMDMOS) in  $C_xH_yO_z$  as a carrier solvent in a flowable chemical vapor deposition(F-CVD) system. As a result, we obtained low-k films which have superior electrical and mechanical properties with super filling on inter metal dielectric(IMD) and shallow trench isolation (STI) patterns. In this paper, we report the basic film characteristics of low-k films fabricated by the F-CVD system and investigate the capability of gap-filling. A new process which leads to improved gap-filling properties is proposed and discussed.

## 2. Experimental Procedure

For the characterization of film properties, the OSG (organo silicate glass) films were deposited at 0 °C on non-patterned wafers by F-CVD. A main precursor, DMDMOS ( $(CH_3)_2Si(OCH_3)_2$ ), and the additive ( $C_xH_yO_z$ ) as a carrier solvent were used in the experiments. The deposited wafers were baked at 400 °C for 1 min and cured in a UV flood at 430 °C for 110 sec under a nitrogen atmosphere. The film thickness and refractive index of the deposited films were measured by a reflectometer (Nano Metrix; NANO8300XSE) and/or ellipsometer (Woollam; Spectroscopic Ellipsometers M-2000DI). The chemical bonding structures and compositions of the cured films were investigated by Fourier-transform infrared absorption spectra(FTIR) and Rutherford backscattering spectrometry-hydrogen forward scattering spectrometry(RBS-HFS). For electrical characterization, the relative permittivity, leakage current density, and breakdown field strength were measured at 1 MHz using a SSM Hg probe system. The errors of the capacitance and mercury electrode area measurements were less than 1 %. The densities of the low-k films were characterized by employing an X-ray reflectometer(XRR). The trench filling properties were determined by SEM.

## 3. Results and Discussion

FTIR measurements were performed to investigate the changes of the chemical bonding states of films fabricated under different curing conditions. Each film was sequentially baked in a hot chamber at 400 °C for 1 min under a nitrogen atmosphere followed by thermal annealing or UV curing. Fig. 1 shows the FTIR spectra of the (a) thermally baked film at 400 °C, (b) UV-cured (high pressure Hg lamp; lamp B) film, and (c) UV-cured (Xe lamp; lamp A) film prepared under a nitrogen atmosphere.

In Fig. 1(a), the Si-O main,  $-CH_3$ ,  $CH_2-C$ , and  $CH_3-Si$





Fig. 1. FTIR transmittance spectra: (a) lamp A, (b) lamp B, and (c) 1 min baking at 400 °C.


peaks, which are typical low-k peaks, are observed at  $1,070\text{ cm}^{-1}$ ,  $2,930\text{ cm}^{-1}$ ,  $1,750\text{ cm}^{-1}$ ,  $1,265\text{ cm}^{-1}$ , and  $800\text{ cm}^{-1}$  in the thermally baked films. As compared to lamp A (a) and lamp B (b), an absorption peak around  $2,200\text{ cm}^{-1}$  is observed(Fig. 1(c)). This peak originates from  $H_2SiO_{2/2}$  units, which are formed via an exchange reaction under curing. Because of the difference of the back-bonding coordination with three vs. two oxygen atoms, the Si-H stretching peak in the monohydride occurs at higher frequencies than that in the dihydride.<sup>6)</sup> However, after the lamp B cure, both Si-O and Si-H peaks related to the cage-like and  $H_2SiO_{2/2}$  structure decrease or disappear. This indicates that the vibrational energies of the deposited films are lower in the lamp B-cured film than in the lamp A-cured film. Simply, the vibration energy of lamp A is higher than that of lamp B.

According to previous studies, the asymmetric Si-O stretching band appears at around  $1,070\text{ cm}^{-1}$  for fully oxidized silicon. The peak of the asymmetric Si-O stretching vibration in the Si-Si-O structure appears in a lower energy region than that of the Si-O stretching vibration in the O-Si-O structure due to the back-bonding difference in 3-coordinated or 4-coordinated oxygen atoms. Moreover, the Si-O bending band at around  $880\text{ cm}^{-1}$  is likely related to distortions due to the formation of Si-Si bonds, that is, a band from the (Si)-Si-O bond structure.<sup>6-10)</sup> The low vibrational energies of the lamp B-cured film imply that Si-Si-O bonds as well as Si-Si-O bonds exist in the lamp B-cured film. Therefore, we believe that the lamp-B cured film becomes a more Si-rich film than the lamp A-cured film.

The film shrinkage and elastic modulus of the lamp A and lamp B films are shown in Fig. 2(a) and Fig. 2(b),



**Fig. 2.** Shrinkage and elastic modulus of the deposited films with different UV cure times for (a) lamp A and (b) lamp B.



**Fig. 3.** The film stress and leakage current as functions of the UV cure time for (a) lamp A and (b) lamp B.

respectively. The film shrinkage and elastic modulus are 26 % and 8.5 GPa for the lamp A film cured at 430 °C for 120 sec. In the case of lamp B, values of 25 % and 5.6 GPa after curing at 430 °C for 1,260 sec were obtained. The shrinkage rate and elastic modulus increase with increasing UV cure time for both lamp A and lamp B. However, the elastic modulus of the lamp B-cured film is

much lower than that of the lamp A-cured film even with a long cure time. This result reveals that lamp A is more efficient for curing the OSG film.

Fig. 3 shows the film stress and leakage current change as functions of the UV cure time. The electrical properties improved with increasing cure time. The leakage currents of the lamp A film cured for 120 sec and the lamp B

**Table 1.** The electrical and mechanical properties of the deposited films with different UV curing times.

	Cure time (sec)	Shrinkage (%)	Leakage current (A/cm <sup>2</sup> )@2MV	EM (GPa)	k	Stress (MPa)
Lamp A	20	12.4	1.120E-07	2.7	2.82	64.47
	40	13.5	2.317E-08	3.7	2.71	66.01
	60	21.9	9.701E-09	5.3	2.73	65.93
	80	21.5	6.422E-09	6.4	2.75	68.06
	100	26.9	4.978E-09	7.8	2.79	67.54
	120	26.1	3.773E-09	8.5	2.82	69.93
	140	30.4	3.431E-09	9.7	2.85	69.22
	Cure time (min)	Shrinkage (%)	Leakage current (A/cm <sup>2</sup> )@2MV	EM (GPa)	k	Stress (MPa)
Lamp B	3	20	1.06E-08	3.0	2.71	55.0
	6	21.1	4.41E-09	3.6	2.73	53.0
	9	23.9	3.76E-09	3.9	2.75	52.0
	12	22.5	6.15E-09	4.4	2.77	61.0
	15	24.8	1.33E-08	4.7	2.79	63.0
	18	24.7	3.37E-09	5.1	2.76	60.0
	21	25.2	5.83E-09	5.6	2.78	63.0

film cured for 21 min are  $3.8 \times 10^{-9}$  and  $5.8 \times 10^{-9}$  at 2 MV/cm, respectively. Also, the film stress increased with increasing cure time. The electrical and mechanical properties of the different cured films are summarized in Table 1.

In Table 1, the  $k$  value increases with cure time for both lamp A and lamp B. One of the interesting features is that the  $k$  value decreased after curing with lamp A for 40 sec and then, the  $k$  value increased. This implies that  $-OH$  and moisture still remain in the deposited OSG film. With further curing,  $-OH$  and moisture are removed from the deposited OSG film and then the film became dense. The density of the 120 sec UV-cured film cured by lamp A film was  $1.1 \text{ g/cm}^3$ .

In order to determine the film stability, the UV-cured film (lamp A) was exposed for one week. Fig. 4 shows the FTIR transmittance spectra and  $k$  value change upon air exposure for one week. The FTIR transmittance and  $k$  value change results reveal that the deposited film is resistant to water molecule absorption.

The main precursor and additive composition deposited on trench patterns were investigated. This process can be divided into three different stages during deposition. First, the film grows in a conformal manner and secondly, it begins to grow much faster on the trench bottom of the features than on other parts of the substrates. Thirdly, after the completion of bottom up filling, the film growth rate abruptly slows down to the initial growth rate. As a result, the submicrometer features are filled in a bottom up fashion and after the completion of the bottom up filling, the surface becomes level.<sup>11)</sup>

Fig. 5 shows the cross-sectional SEM photographs of the deposited OSG films on the patterns. As seen in this figure, the deposited OSG films are filled into the patterns without voids. In particular, we achieved the super-filling of defect-free high aspect ratio ( $> 7.5$ ) features (Fig. 5(a)). Fig. 5(b) shows the bottom-up filling of the deposited films. Even after a very short deposition time, the deposits showed a transition from being sub-




Fig. 4. FTIR transmittance spectra and  $k$  value obtained under air exposure for one week.

conformal to somewhat conformal at the side wall of the trench. Also, the trench structure is completely filled and the filling sequence of the trench is controlled because a longer deposition time is required to complete the bottom up filling of large trenches compared to small trenches. This represents a very promising result to realize gap-filling for IMD and STI by a CVD process.

#### 4. Conclusions

The low- $k$  film deposition process for gap-filling of submicrometer trenches using DMDMOS,  $(\text{CH}_3)_2\text{Si}(\text{OCH}_3)_2$ , and  $\text{C}_x\text{H}_y\text{O}_z$  by plasma enhanced chemical vapor deposition is presented. We obtained low- $k$  films which possess electrical stability and superior gap-filling properties on the trench patterns without voids or delamination. The newly developed technique, which is a low temperature process for a gap-filling of submicrometer features, will have a great impact on intermetallic dielectrics and shallow trench isolates for next generation microelectronic devices. Moreover, this bottom up gap-




Fig. 5. Cross-sectional SEM photographs of bottom up deposited OSG films (a) completed gap-fill (b) partial fill of bottom-up image.

fill mode is expected to be universal for other chemical vapor deposition systems.

## References

1. M. Borhr and Y. A. Elmansy, *IEEE Trans. Electron Devices*, **45**, 620 (1998).
2. The International Technology Roadmap for Semiconductors. 2004 Update.
3. Z. C. Wu, Z. W. Shiung, C. C. Chiang, W. H. Wu, M. C. Chen, S. M. Jeng, W. Chang, P.F. Chou, S. M. Jang, C. H. Yu and M. S. Liang, *J. Electrochem. Soc.*, **148**, F115 (2001).
4. G. Y. Lee, D. C. Edelstein, R. Conti, W. Cote, K.-S. Low, D. Dobuzinsky, G. Feng, K. Dev, P. Wrschka, P. Shafer, R. Ramachandran, A. Simpson, E. Liniger, E. Simonyi, T. Dalton, T. Spooner, C. Jahnes, E. Kaltalioglu and A. Grill, *Advanced Metallization Conference, SanDiego*, 3-5 (2000).
5. A. Grill and V. Patel, *Mater. Res. Soc. Symp. Proc.*, **612**, D2.9.1. (2000).
6. H. j. Lee, J. S. Goo, S. H. Kim, J. G. Hong, H. D. Lee, H. H. Kang, S. I. Lee and M. Y. Lee, *Jpn. J. Appl. Phys.*, **39**, 3924 (2000).
7. V. Belot, R. Corriu, D. Leclercq, P. H. Mutin and A. Vioux, *Chem. Mater.*, **3**, 127 (1991).
8. A. Hozumi, H. Sekoguchi and O. Takai, *J. Electrochem. Soc.*, **144**, 2824 (1997).
9. P. G. Pai, S. S. Chao, Y. Takagi and G. Lucovski, *J. Vac. Sci. Technol. A*, **4**, 689 (1986).
10. E. Ritter, *Opt. Acta*, **9**, 197 (1962).
11. K. C. Shin, H. B. Lee, O. K. Kwon, H. S. Park, W. Koh and S.W. Kang, *J. Electrochem. Soc.*, **149**, G109 (2002).