Optimization of ARIA Block-Cipher Algorithm for Embedded Systems with 16-bits Processors

Wan Yeon Lee¹*, Yun-Seok Choi²

¹ Dept. of Computer Science, Dongduk Women’s University, Seoul 136-714, South Korea, Email: wanlee@dongduk.ac.kr
² Dept. of Computer Science, Dongduk Women’s University, Seoul 136-714, South Korea, Email: cooling@dongduk.ac.kr

Abstract

In this paper, we propose the 16-bits optimization design of the ARIA block-cipher algorithm for embedded systems with 16-bits processors. The proposed design adopts 16-bits XOR operations and rotated shift operations as many as possible. Also, the proposed design extends 8-bits array variables into 16-bits array variables for faster chained matrix multiplication. In evaluation experiments, our design is compared to the previous 32-bits optimized design and 8-bits optimized design. Our 16-bits optimized design yields about 20% faster execution speed and about 28% smaller footprint than 32-bits optimized code. Also, our design yields about 91% faster execution speed with larger footprint than 8-bits optimized code.

Keywords: Block cipher, ARIA, 16-bits Processor, Optimization, Embedded System

1. Introduction

With rapid growth of information technology and science of encryption, many cryptographic products have been developed for secure communications [1,2,3]. Symmetric-key cryptographic algorithms apply a shared secret key to both encryption and decryption processes. Asymmetric-key cryptographic algorithms apply a public key to encryption process and a private key to decryption process. Popular symmetric-key algorithms are data encryption standard (DES), triple encryption with DES (Triple-DES) and advanced encryption standard (AES) [4]. The AES algorithm [5] is the most prevalently used for commercial markets. Popular asymmetric-key algorithms are RSA, Diffie-Hellman and elliptic-curve cryptography (ECC) [4].

Recently, a 128-bits block cipher called ARIA [6] is proposed. The ARIA is a symmetric-key cryptography algorithm and includes an involutional substitution and permutation encryption network (SPN) which is not totally involutional. Also, the ARIA contains a diffusion layer to resist against powerful attacks such as collision attacks, partial sum attacks and truncated differential attacks [6].
The original design of ARIA algorithm has many 8-bits computations and thus suitable for 8-bits processors. Another design is given to be suitable for 32-bits processors [7]. However, there is no design suitable for 16-bits processors although 16-bits processors are widely employed by many embedded systems [8,9].

The proposed design optimizes the execution speed of the ARIA algorithm for embedded systems with 16-bits processors. The ARIA algorithm consists of three parts: round key addition, substitution layer, and diffusion layer. The proposed design first modifies the diffusion layer so as to reduce the number of XOR operations requested for the chained matrix multiplication calculation of the diffusion layer. Our design applies 16-bits XOR operation instead of 8-bits XOR operations. This modification of the diffusion layer requires 16-bits extensions of 8-bits array variables used in the substitution layer. The proposed design extends 8-bits array variables into 16-bits array variable for faster matrix multiplication calculation of the diffusion layer. Also, the proposed design employs 16-bits XOR operations and rotated shift operations as many as possible using the extended 16-bits array variables.

In experiments with ATmega2560 micro-controllers, yields about 20% faster execution speed and about 28% smaller size (footprint) of translated machine code than the 32-bits optimized code. Compared to the 8-bits optimized code, our code yields about 91% faster execution speed with a larger space requirement.

The rest of this paper is organized as follows: Section 2 explains the outline of the original ARIA algorithm. Section 3 describes the proposed design in detail. Section 4 shows evaluation results of the proposed design. Section 5 provides concluding remarks.

2. Outline of ARIA Algorithm

The ARIA algorithm consists of three parts: round key addition, substitution layer, and diffusion layer. The round key addition part performs XOR operations of the 128-bit round key. The XOR operation is denoted as \( \oplus \). The substitution layer part replaces inputs with their position-corresponding values in two types of S-Boxes \( S_1, S_2 \) and their inverses \( S_1^{-1}, S_2^{-1} \). The pre-calculated values of \( S_1, S_2, S_1^{-1}, \) and \( S_2^{-1} \) are stored in constant array variables, as shown in Figure 1 and Figure 2. For example, \( S_1(0x01)=0x7c, S_2(0x02)=0x54, S_1^{-1}(0xf0)=0x17, \) and \( S_2^{-1}(0xf1)=0x8a.\n
![Figure 1. Values of S-box S₁ and S₁⁻¹](image)
There are two types of S-box layers as shown in Figure 3. Type 1 is used in odd rounds and type 2 is used in even rounds.

(a) S-box layer type 1

(b) S-box layer type 2

The diffusion layer generates an output vector \((y_0, \ldots, y_{15})\) with an input vector of \((x_0, \ldots, x_{15})\), where

\[
\begin{align*}
  y_0 &= x_3 \oplus x_4 \oplus x_6 \oplus x_8 \oplus x_9 \oplus x_{13} \oplus x_{14}, \\
  y_1 &= x_2 \oplus x_5 \oplus x_7 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12}, \\
  y_2 &= x_1 \oplus x_8 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13}, \\
  y_3 &= x_0 \oplus x_5 \oplus x_7 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13}, \\
  y_4 &= x_2 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13} \oplus x_{14}, \\
  y_5 &= x_2 \oplus x_3 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13}, \\
  y_6 &= x_1 \oplus x_3 \oplus x_8 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13}, \\
  y_7 &= x_1 \oplus x_4 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13} \oplus x_{14}, \\
  y_8 &= x_0 \oplus x_4 \oplus x_5 \oplus x_6 \oplus x_{11} \oplus x_{12} \oplus x_{13} \\
  y_9 &= x_0 \oplus x_5 \oplus x_6 \oplus x_7 \oplus x_{10} \oplus x_{11} \oplus x_{12}, \\
  y_{10} &= x_0 \oplus x_4 \oplus x_5 \oplus x_7 \oplus x_{10} \oplus x_{11} \oplus x_{13}, \\
  y_{11} &= x_0 \oplus x_4 \oplus x_5 \oplus x_7 \oplus x_{10} \oplus x_{11} \oplus x_{12}, \\
  y_{12} &= x_1 \oplus x_3 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13}, \\
  y_{13} &= x_1 \oplus x_3 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13}, \\
  y_{14} &= x_2 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13} \oplus x_{14}, \\
  y_{15} &= x_2 \oplus x_9 \oplus x_{10} \oplus x_{11} \oplus x_{12} \oplus x_{13} \oplus x_{14}.
\end{align*}
\]

The diffusion layer can be expressed with an equivalent matrix multiplication as shown in Figure 4.
The encryption and decryption processes of an $n$-round ARIA are shown in Figure 5, when $n$ is 10, 12 and 14 for 128-bit, 192-bit and 256-bit secret keys, respectively. The encryption and decryption processes are identical except in the use of round keys, $ek_i$. 

**Figure 4. Matrix Multiplication for the Diffusion Layer**

**Figure 5. Encryption and Decryption Processes**
The round keys, $e_k$, are generated according to the following operation, where “$\ll$ $n$” denotes the left circular rotation by $n$ bits and “$\gg$ $n$” denotes the right circular rotation by $n$ bits. Four 128-bits values $W_1$, $W_2$, $W_3$ and $W_4$ are generated from the master key by using 3-round 256-bits Feistel cipher [3].

$$
e_{k_1} = (W_0^{\gg 7}) \oplus (W_1^{\ll 11})$$

$$
e_{k_2} = (W_1^{\ll 22}) \oplus (W_2)$$

$$
e_{k_3} = (W_2^{\gg 17}) \oplus (W_3^{\ll 16})$$

$$
e_{k_4} = (W_0^{\gg 14}) \oplus (W_3^{\ll 32})$$

$$
e_{k_5} = (W_0^{\gg 21}) \oplus (W_2^{\ll 34})$$

$$
e_{k_6} = (W_1^{\ll 33}) \oplus (W_3^{\ll 48})$$

$$
e_{k_7} = (W_1^{\ll 44}) \oplus (W_2^{\ll 51})$$

$$
e_{k_8} = (W_0^{\gg 28}) \oplus (W_3^{\ll 64})$$

$$
e_{k_9} = (W_1^{\ll 55}) \oplus (W_3^{\ll 80})$$

$$
e_{k_{10}} = (W_0^{\gg 35}) \oplus (W_2^{\gg 68})$$

$$
e_{k_{11}} = (W_0^{\gg 42}) \oplus (W_2^{\ll 66})$$

$$
e_{k_{12}} = (W_1^{\ll 77}) \oplus (W_2^{\gg 85}) \oplus (W_3^{\ll 96})$$

$$
e_{k_{13}} = (W_0^{\gg 40}) \oplus (W_2^{\gg 102})$$

$$
e_{k_{14}} = (W_2^{\gg 110}) \oplus (W_3^{\ll 112}) \oplus (KR^{\ll 64})$$

$$
e_{k_{15}} = (W_0^{\gg 56}) \oplus (W_1^{\ll 88}) \oplus (KR).$$

3. Proposed Design

The proposed method modifies the diffusion layer design of the 32-bits optimized method [3] so as to work with 16-bits computations as follows; The matrix multiplication of the diffusion shown in Figure 4 can be reformulated with a matrix form $A = M_1^{-1} \cdot M_2 \cdot M_1$, where $M_2$ is a $16 \times 16$ involutional block diagonal matrix and $M_1$ is a $16 \times 16$ involutional matrix (i.e., $M_1^{-1} = M_1$). The matrix $M_1$ has a form $M_2 = P \cdot M$.

$$
M_1 = \begin{pmatrix}
I & I & I & 0 \\
I & 0 & I & I \\
I & I & 0 & I \\
0 & I & I & I \\
\end{pmatrix}, \quad P = \begin{pmatrix}
I & 0 & 0 & 0 \\
0 & P_1 & 0 & 0 \\
0 & 0 & P_2 & 0 \\
0 & 0 & 0 & P_3 \\
\end{pmatrix}, \quad M = \begin{pmatrix}
T & 0 & 0 & 0 \\
0 & T & 0 & 0 \\
0 & 0 & T & 0 \\
0 & 0 & 0 & T \\
\end{pmatrix}
$$

$$
T = \begin{pmatrix}
0 & 1 & 1 & 1 \\
1 & 0 & 1 & 1 \\
1 & 1 & 0 & 1 \\
1 & 1 & 1 & 0 \\
\end{pmatrix}, \quad P_1 = \begin{pmatrix}
0 & 1 & 0 & 0 \\
1 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 0 & 1 & 0 \\
\end{pmatrix},
$$

$$
P_2 = \begin{pmatrix}
0 & 0 & 1 & 0 \\
0 & 0 & 0 & 1 \\
1 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 \\
\end{pmatrix}, \quad P_3 = \begin{pmatrix}
0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 \\
1 & 0 & 0 & 0 \\
\end{pmatrix}
$$

When $S$ denotes the S-box substitution, the one round except for key addition can be written as $A \cdot S = M_1^{-1} \cdot M_2 \cdot M_1 \cdot S = M_1 \cdot M_2 \cdot M_1 \cdot S$ [3]. Because the form $M_1 \cdot S$ is not implemented efficiently by $8 \times 32$ table lookups, the formulation of the diffusion layer is modified as follows:

$$
A \cdot S = M_1 \cdot M_2 \cdot M_1 \cdot S = M_1 \cdot P \cdot M \cdot M_1 \cdot S = M_1 \cdot P \cdot M \cdot M_1 \cdot M \cdot M \cdot S
$$
Optimization of ARIA Block-Cipher Algorithm for Embedded Systems with 16-bits Processors

\[ \begin{align*} 
&= M_1 \cdot P \cdot M \cdot M \cdot M_1 \cdot M \cdot S = M_1 \cdot P \cdot M_1 \cdot M \cdot S. 
\end{align*} \]

Then \( M \cdot S \) can be expressed respectively for odd rounds and even rounds as follows:

\[
\begin{pmatrix}
0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{pmatrix} \cdot S
\]

where \( S \) in odd rounds is

\[
S = [S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}]^T
\]

and \( S \) in even rounds is

\[
S = [S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2]^T.
\]

Let us check the left-upper quarter part of the above \( M \cdot S \) calculation with \( S = [S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2, S_1^{-1}, S_2^{-1}, S_1, S_2]^T \). This part performs 24 XOR operations of 8-bits values such as \( S_1, S_2, S_1^{-1} \), and \( S_2^{-1} \) as below:

\[
\begin{pmatrix}
0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\
1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\
0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\
\end{pmatrix} \times
\begin{pmatrix}
S_1 \\
S_2 \\
S_1^{-1} \\
S_2^{-1} \\
S_1 \\
S_2 \\
S_1^{-1} \\
S_2^{-1} \\
\end{pmatrix} =
\begin{pmatrix}
0 \oplus S_2 \oplus S_1^{-1} \oplus S_2^{-1} \\
S_1 \oplus 0 \oplus S_1^{-1} \oplus S_2^{-1} \\
S_1 \oplus S_2 \oplus 0 \oplus S_2^{-1} \\
S_1 \oplus S_2 \oplus S_1^{-1} \oplus 0 \\
S_1 \oplus 0 \oplus S_1^{-1} \oplus S_2^{-1} \\
S_1 \oplus S_2 \oplus S_1^{-1} \oplus 0 \\
S_1 \oplus 0 \oplus S_1^{-1} \oplus S_2^{-1} \\
S_1 \oplus S_2 \oplus 0 \oplus S_2^{-1} \\
\end{pmatrix}
\]

For optimized operation of 16-bits processors, the above equation can be reformulated with 16-bits values such as \( 0x00S_1, 0xS_200, 0xS_1^{-1}S_1^{-1}, 0xS_2^{-1}S_2^{-1}, 0xS_1S_1, 0xS_2S_2, 0x00S_1^{-1}, \) and \( 0xS_2^{-1}00 \) as below:
The above formulation performs 12 XOR operations of 16-bits values, whereas the original formulation performs 24 XOR operations of 8-bits values. As results, the modified formulation enhances the processing speed of 16-bits processors. On the contrary, the modified formulation requires the 16-bits extension of 8-bits values: for example, $0xS_1 \rightarrow 0x00S_1$ and $0xS_1 \rightarrow 0xS_1S_1$. For faster operation, the 16-bits extensions (such as $0x00S_1$, $0xS_200$, $0xS_1^{-1}S_1^{-1}$, $0xS_2^{-1}S_2^{-1}$, $0xS_1S_1$, $0xS_2S_2$, $0x00S_1^{-1}$, and $0xS_2^{-1}00$) are pre-calculated and stored in array variables. For example, $0x00S_1(0x01)=0x007c$, $0xS_2S_2(0x02)=0x5454$, $0x00S_1^{-1}(0xf0)=0x0017$, and $0xS_2^{-1}S_2^{-1}(0x8a)=0x8a8a$.

```c
#define SBL1_M(T0,T1,T2,T3) {                        \#\#
    T0=S1[BRF(T0,24)]^S2[BRF(T0,16)]^X1[BRF(T0,8)]^X2[BRF(T0,0)]; \#\#
    T1=S1[BRF(T1,24)]^S2[BRF(T1,16)]^X1[BRF(T1,8)]^X2[BRF(T1,0)]; \#\# 
    T2=S1[BRF(T2,24)]^S2[BRF(T2,16)]^X1[BRF(T2,8)]^X2[BRF(T2,0)]; \#\#
    T3=S1[BRF(T3,24)]^S2[BRF(T3,16)]^X1[BRF(T3,8)]^X2[BRF(T3,0)]; \#\#
}

#define MM(T0,T1,T2,T3) {  \#\#
    (T1)^=(T2);  (T2)^=(T3);  (T0)^=(T1); \#\#
    (T3)^=(T1);  (T2)^=(T0);  (T1)^=(T2); \#\#
}

#define P(T0,T1,T2,T3) {                \#\#
    (T1) = (((T1)<<8)&0x00ff0000) ^ (((T1)>>8)&0x00ff0000); \#\# 
    (T2) = (((T2)<<16)&0xffff0000) ^ (((T2)>>16)&0x0000ffff); \#\#
    ReverseWord(T3); \#\#
}

#define ReverseWord(W) { \#\#
    (W)=(W)<<24  ^  (W)>>24  ^  (W)&0x0000ff0000  ^  (W)&0x000000ff00  ^  (W)&0x00000000ff  ^  (W)&0x0000000000ff; \#\# 
}
```

**Figure 7. Codes for Matrix Operation $P \cdot M_1 \cdot M$ before Modification**

The modified formulation requires the matrix operation $A \cdot S = M_1 \cdot P \cdot M_1 \cdot M \cdot S$ to be modified to calculate with the 16-bits extended values. Figure 7 shows the code before the modification. The matrix operation $M$ is denoted with a macro code, **SBL1_M(T0, T1, T2, T3)**, where T0, T1, T2 and T3 are 32-
bits variables. The matrix operations $M_1$ is denoted with a macro code, $MM(T_0, T_1, T_2, T_3)$, and the matrix operation $P$ is denoted with a macro code, $P(T_0, T_1, T_2, T_3)$.

Figure 8 shows the code after the modification, where $t_0, t_1, t_2$ and $t_3$ are the pointer of 16-bit array variables $t_0[2], t_1[2], t_2[2]$ and $t_3[2]$. In the modified codes, $t[2]$ is a temporary 16-bit array variable.

```c
#define SBL1_M(t0, t1, t2, t3) {
    __t[0] = t0[0] >> 8;
    __t[1] = t0[1] & 0x00ff;
    __t[2] = t0[1] >> 8;
    __t[3] = t0[1] & 0x00ff;
    __t[0] = t1[0] >> 8;
    __t[1] = t1[1] & 0x00ff;
    __t[2] = t1[1] >> 8;
    __t[3] = t1[1] & 0x00ff;
    __t[0] = t2[0] >> 8;
    __t[1] = t2[0] & 0x00ff;
    __t[2] = t2[0] >> 8;
    __t[3] = t2[0] & 0x00ff;
    __t[0] = t3[0] >> 8;
    __t[1] = t3[0] & 0x00ff;
    __t[2] = t3[0] >> 8;
    __t[3] = t3[0] & 0x00ff;
}

#define MM(t0, t1, t2, t3) {
    (t1[0]) ^= (t2[0]);
    (t1[1]) ^= (t2[1]);
    (t2[0]) ^= (t1[0]);
    (t2[1]) ^= (t1[1]);
    (t3[0]) ^= (t2[0]);
    (t3[1]) ^= (t2[1]);
    (t0[0]) ^= (t3[0]);
    (t0[1]) ^= (t3[1]);
    (t0[0]) ^= (t3[0]);
    (t0[1]) ^= (t3[1]);
}

#define P(t0, t1, t2, t3) {
    t1[0] = (((t1[0]) <<< 8) & 0xff00) ^ (((t1[0]) >> 8) & 0x00ff);
    t1[1] = (((t1[1]) <<< 8) & 0xff00) ^ (((t1[1]) >> 8) & 0x00ff);
    __t[0] = t2[0];
    t2[0] = t2[1];
    t2[1] = __t[0];
    __t[0] = t3[0];
    t3[0] = swap16(t3[1]);
    t3[1] = swap16(__t[0]);
}

#define swap16(x) ((x) >> 8 | (x) <<< 8)
```

Figure 8. Codes for Matrix Operation $P \cdot M_1 \cdot M$ after Modification

Also the modified formulation requires the round key generation process, shown in Figure 6, to be modified to calculate with the 16-bits extended values. Figure 9 shows the circular rotation code after the modification, and Figure 10 shows the circular rotation code after the modification.
4. Evaluation

We compare the proposed 16-bits optimized code with open source codes optimized for 32-bits processors and 8-bits processors. The 32-bits optimized code and 8-bits optimized code are distributed by KISA [10]. The three codes are compiled with the AVR compiler and translated into executable machine codes. The translated machine codes are applied to Atmel ATmega2560 micro-controllers.

Table 1 shows the execution time of the three codes. When encrypting a 128-bit block message, each code requires both encryption key setup procedure and encryption procedure. When decrypting a 128-bit encrypted block message, each code requires both decryption key setup procedure and decryption procedure. Compare to the 32-bits optimized code, the proposed 16-bits optimized code enhance the...
execution speed by about 20%. Also, compared to the 8-bits optimized code, the proposed code enhances the execution speed by 91%.

### Table 1. Execution Speed of Three Codes

<table>
<thead>
<tr>
<th></th>
<th>32-bits Optimize Code</th>
<th>8-bits Optimize Code</th>
<th>16-bits Optimize Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encryption Key Setup Ex Time</td>
<td>864 µsec.</td>
<td>14,252 µsec.</td>
<td>480 µsec.</td>
</tr>
<tr>
<td>Encryption Exec. Time</td>
<td>532 µsec.</td>
<td>828 µsec.</td>
<td>600 µsec.</td>
</tr>
<tr>
<td>Decryption Key Setup Ex Time</td>
<td>1,264 µsec.</td>
<td>14,768 µsec.</td>
<td>860 µsec.</td>
</tr>
<tr>
<td>Decryption Exec. Time</td>
<td>532 µsec.</td>
<td>816 µsec.</td>
<td>600 µsec.</td>
</tr>
<tr>
<td>Total Exec. Time</td>
<td>3,192 µsec.</td>
<td>30,664 µsec.</td>
<td>2,540 µsec.</td>
</tr>
</tbody>
</table>

Table 2 shows the space requirements of the three codes. Compare to the 32-bits optimized code, the proposed 16-bits optimized code reduces the translated machine code size (footprint) by about 28%. The memory usages of two codes are equal. Compare to the 8-bits optimized code, the proposed code requires a larger machine code size and memory usage. However, our 16-bits optimized code is faster than the 8-bits by more than 10 times. Consequently, our 16-bits optimized code is the best choice for systems with fast speedup requirements and the 8-bits optimized code is the best choice for systems with small memory usage requirements.

### Table 2. Space Requirements of Three Codes

<table>
<thead>
<tr>
<th></th>
<th>32-bits Optimized C</th>
<th>8-bits Optimized C</th>
<th>16-bits Optimize Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Machine Code Size</td>
<td>31,094 bytes</td>
<td>6,518 bytes</td>
<td>22,366 bytes</td>
</tr>
<tr>
<td>Memory Usage</td>
<td>4,458 bytes</td>
<td>1,386 bytes</td>
<td>4,458 bytes</td>
</tr>
</tbody>
</table>

### 5. Conclusions

The proposed design optimizes the execution speed of the 128-bits block cipher ARIA for 16-bits processors, whereas the previous studies handled only the 32-bits optimization and the 8-bits optimization of the ARIA algorithm. The proposed design extends 8-bits array variables into 16-bits array variables for faster chained matrix multiplication. Also, the proposed design adopts 16-bits XOR operations and rotated shift operations as many as possible. In evaluation experiments, our 16-bits optimized code yields about 20% faster execution speed and about 28% smaller footprint, compared to
the 32-bits optimized code. Compared to the 8-bits optimized code, our code yields about 91% faster execution speed with a larger space requirement.

Acknowledgements

This research was supported by the Dongduk Women’s University Grant, 2015.

References


