Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Low-power Hardware Design of Deblocking Filter in HEVC In-loop Filter for Mobile System

모바일 시스템을 위한 저전력 HEVC 루프 내 필터의 디블록킹 필터 하드웨어 설계

  • Park, Seungyong (Department of Information and Communication Engineering, Hanbat National University) ;
  • Ryoo, Kwangki (Department of Information and Communication Engineering, Hanbat National University)
  • Received : 2016.12.09
  • Accepted : 2017.01.14
  • Published : 2017.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a deblocking filter hardware architecture for low-power HEVC (High-Efficiency Video Coding) in-loop for mobile systems. HEVC performs image compression on a block-by-block basis, resulting in blockage of the image due to quantization error. The deblocking filter is used to remove the blocking phenomenon in the image. Currently, UHD video service is supported in various mobile systems, but power consumption is high. The proposed low-power deblocking filter hardware structure minimizes the power consumption by blocking the clock to the internal module when the filter is not applied. It also has four parallel filter structures for high throughput at low operating frequencies and each filter is implemented in a four-stage pipeline. The proposed deblocking filter hardware structure is designed with Verilog HDL and synthesized using TSMC 65nm CMOS standard cell library, resulting in about 52.13K gates. In addition, real-time processing of 8K@84fps video is possible at 110MHz operating frequency, and operation power is 6.7mW.

본 논문에서는 모바일 시스템을 위한 저전력 HEVC(High Efficiency Video Coding) 루프 내 필터의 디블록킹 필터 하드웨어 구조를 제안한다. HEVC의 디블록킹 필터는 영상압축 시 발생한 블록화 현상을 제거한다. 현재 다양한 모바일 시스템에서 UHD 영상 서비스를 지원하지만 전력 소모가 높은 단점이 있다. 제안하는 저전력 디블록킹 필터 하드웨어 구조는 필터를 적용하지 않을 때 내부 모듈에 클록을 차단하여 전력 소모를 최소화 하였다. 또한, 낮은 동작 주파수에서 높은 처리량을 위해 4개의 병렬 필터 구조를 가지며, 각 필터는 4단 파이프라인으로 구현하였다. 제안하는 디블록킹 필터 하드웨어 구조는 65nm CMOS 표준 셀 라이브러리를 사용하여 합성한 결과 약 52.13K개의 게이트로 구현되었다. 또한, 110MHz의 동작 주파수에서 8K@84fps의 실시간 처리가 가능하며, 동작 전력은 6.7mW이다.

Keywords

References

  1. G. J. Sullivan, J. R. Ohm, W. J. Han, and T. Wiegand, "Overview of the High Efficiency Video Coding (HEVC) Standard," IEEE Transactions Circuits and Systems for Video Technology, vol. 22, no. 12, pp. 1649- 1668, Dec. 2012. https://doi.org/10.1109/TCSVT.2012.2221191
  2. W. J. Han, J. Min, I. K. Kim, E. Alshina, A. Alshin, T.Lee, J. Chen, V. Seregin, S. Lee, Y. M. Hong, M. S.Cheon, N. Shlyakhov, K. McCann, T. Davies, and J. H.Park, "Improved Video Compression Efficiency Through Flexible Unit Representation and Corresponding Extensionof Coding Tools," IEEE Transactions Circuits and Systems for Video Technology, vol. 20, no. 12, pp. 1709-1720, Dec. 2010. https://doi.org/10.1109/TCSVT.2010.2092612
  3. J. Park and K. Ryoo, "Hardware Design of High Performance HEVC Deblocking Filter for UHD Videos," Journal of the Korea Institute of Information and Communication Engineering, vol. 19, no. 1, pp. 178-184, Dec. 2015. https://doi.org/10.6109/jkiice.2015.19.1.178
  4. S. Park, J. Im and K. Ryoo, "Hardware Design of In-loop Filter for High Performance HEVC Encoder," Journal of the Korea Institute of Information and Communication Engineering, vol. 20, no. 1, pp. 335-342, Feb. 2016. https://doi.org/10.6109/jkiice.2016.20.2.335
  5. W. Shen, Y. Fan, Y. Bai, L. Huang, Q. Shang, C. Liu and X. Zeng, "A Combined Deblocking Filter and SAO Hardware Architecture for HEVC," IEEE Transactions on Multimedia, vol. 18, no. 6, pp. 1022-1033, Jun. 2016. https://doi.org/10.1109/TMM.2016.2532606
  6. M. Abeydeera, M. Karunaratne, G.Karunaratne, K. D. Silva and A. Pasqual, "4K Real-time HEVC Decoder on an FPGA," IEEE Transactions on Circuits and Systems for Video Technology, vol. 26, Iss. 1, pp. 236-249, Jan. 2016. https://doi.org/10.1109/TCSVT.2015.2469113
  7. V. Sze, M. Budagavi and G. J. Sullivan, High Efficiency Video Coding (HEVC): Algorithms and Architectures, 1st ed. Springer International Publishing Switzerland, 2014.
  8. E. Ozcan, Y. Adibelli and I. Hamzaoglu, "A High Performance Deblocking Filter Hardware for High Efficiency Video Coding," IEEE Transactions on Consumer Electronics, vol. 59, no. 3, pp. 714-720, Aug. 2013. https://doi.org/10.1109/TCE.2013.6626260
  9. B. K. N. Srinivasarao, I. Chakrabarti and M. N. Ahmad, "High-speed Low-power Very-large-scale Integration Architecture for Dual-standard Deblocking Filter," IET Circuits Devices Systems, vol. 9 Iss. 5, pp. 377-383, Oct. 2015. https://doi.org/10.1049/iet-cds.2014.0310
  10. W. Zhou, J. Zhang, X. Zhou, Z. Liu and X. Liu, "A High-Throughput and Multi-Parallel VLSI Architecture for HEVC Deblocking Filter," IEEE Transactions on Multimedia, vol. 18, no. 6, pp. 1034-1047, Jun. 2016. https://doi.org/10.1109/TMM.2016.2537217