The Journal of the Korea institute of electronic communication sciences (한국전자통신학회논문지)

Korea Institute of Electronic Communication Science (한국전자통신학회)
권호 표지
DOI QR코드

DOI QR Code

Analysis of Process Parameters on Cell Capacitances of Memory Devices

메모리 소자의 셀 커패시턴스에 미치는 공정 파라미터 해석

  • 정윤근 (전남대학교 기계설계공학부) ;
  • 강성준 (전남대학교 전기및반도체공학과) ;
  • 정양희 (전남대학교 전기및반도체공학과)
  • Received : 2017.08.30
  • Accepted : 2017.10.18
  • Published : 2017.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this study, we investigated the influence of the fabrication process of stacked capacitors on the cell capacitance by using Load Lock (L/L) LPCVD system for dielectric thin film of DRAM capacitor. As a result, it was confirmed that the capacitance difference of about 3-4 fF is obtained by reducing the effective thickness of the oxide film by about $6{\AA}$ compared to the conventional non-L/L device. In addition, Cs was found to be about 3-6 fF lower than the calculated value, even though the measurement range of the thickness of the nitride film as an insulating film was in a normal management range. This is because the node poly FI CD is managed at the upper limit of the spec, resulting in a decrease in cell surface area, which indicates a Cs reduction of about 2fF. Therefore, it is necessary to control the thickness of insulating film and CD management within 10% of the spec center value in order to secure stable Cs.

본 연구에서는 DRAM 커패시터의 유전막 박막화를 위한 Load Lock(L/L) LPCVD 시스템을 이용한 적층형 커패시터의 제조 공정이 셀 커패시턴스에 미치는 영향을 조사하였다. 그 결과 기존의 non-L/L 장치에 비하여 약 $6{\AA}$의 산화막 유효두께를 낮춤으로 커패시턴스로 환산 시 약 3-4 fF의 차이가 나타남을 확인할 수 있었다. 또한 절연막으로써 질화막 두께의 측정 범위가 정상적인 관리 범위의 분포임에도 불구하고 Cs는 계산치보다 약 3~6 fF 정도 낮은 것으로 확인되었다. 이는 node poly FI CD가 spec 상한치로 관리되어 셀 표면적의 감소를 초래하였고 이는 약 2fF의 Cs 저하를 나타내었다. 따라서 안정적인 Cs의 확보를 위해서는 절연막의 두께 및 CD 관리를 spec 중심값의 10 % 이내로 관리할 필요가 있음을 확인하였다.

Keywords

References

  1. S. Mori, E. Sakagami, H. Araki, Y. Kaneko, K. Narita, Y. Ohshima, N. Aria, and K. Yoshikawa, "ONO inter-poly dielectric scaling for nonvolatile memory applications," IEEE Trans. Electron Devices, vol. 38, no. 2, Feb. 1991, pp. 386-391. https://doi.org/10.1109/16.69921
  2. S. Mun, S. Kang, and Y. Joung, "A study on the DC parameter matching according to the shrink of $0.13{\mu}m$ technology," J. of The Korea Institute of Electronic Communication Science, vol. 9, no. 11, 2014, pp. 1227-1232. https://doi.org/10.13067/JKIECS.2014.9.11.1227
  3. S.. Mun, S. Kang and Y. Joung, "A study on Flicker Noise Improvement by Decoupled Plasma Nitridation," J. of The Korea Institute of Electronic Communication Science, vol. 9, no. 7, 2014, pp. 747-752. https://doi.org/10.13067/JKIECS.2014.9.7.747
  4. K. Wu, C. Pan, J. Shaw, P. Freiberger, and G. Sery "A model for EPROM intrinsic charge loss through ONO interpoly dielectric," IEEE Reliability Physics Symposium, 28th Annual Proceedings. Yokohama, Japan, March, 1990, pp. 145-149.
  5. C. Pan, K. Wu, P. Freiberger, and G. Sery, "A scaling methdology for oxide-nitride-oxide interpoly dielectric for EPROM applications," IEEE Trans. Electron Devices, vol. 37, no. 6, 1990, pp. 1439-1443. https://doi.org/10.1109/16.106238
  6. W. Yoon, Y. Joung, and S. Kang "Study on the Trap Parameters according to the Nitridation Conditions of the Oxide Films," J. of The Korea Institute of Electronic Communication Science, vol. 11, no. 5, 2016, pp. 473-478. https://doi.org/10.13067/JKIECS.2016.11.5.473
  7. J. Jeong, S.Kang, and Y. oung, "Influence of the process for the amorphous silicon on the HSG-Si formation," J. of The Korea Institute of Electronic Communication Science, vol. 10, no. 11, 2015, pp. 1251-1256. https://doi.org/10.13067/JKIECS.2015.10.11.1251
  8. Y. Ohji, T. Kusaka, I. Yoshida, A. Hiraiwa, K. Yagi, K. Mukai, and O. Kasahara, " Reliability of nano-meter thick multi-layer dielectric films on polycrystallline silicon," IEEE Physics Symposium, 25th Annual, Sandiego, CA, USA, April, 1987, pp. 55-59.
  9. M. Nakano, H. Kotaki, S. Kakimoto, K. Mitsuhashi, and J. Takagi, "Low Temperature and Facet Free Epitaxial Silicon Growth by Contamination Restrained Load Lock LPCVD System," Extended Abstracts of the 1994 International Conference on Solid State Devices and Materials, Yokohama, 1994, pp. 482-484.
  10. H. Kotaki, M. Nakano, Y. Takegawa, S. Kakimoto, Y. Mori, K. Mitsuhashi, J. Takagi, S. Tsuchimoto, and Y. Akagi, "Novel Elevated Silicide Source / Drain by Load Lock LPCVD-Si and Advanced Silidation Processing," IEEE International Electron Device Meeting 93, Tokyo, Japan, December, 1993, pp. 839-842.
  11. Y. Joung, S. Mun, and S. Kang, "Improvement of gate CD imbalance for $0.35{\mu}m$ logic technology," Materials Science in Semiconductor Processing, vol. 7, 2004, pp. 51-54. https://doi.org/10.1016/j.mssp.2004.01.005
  12. S.M. Sze, VLSI Technology, Singapore: McGraw-Hill 2002.