

# Role of a PVA layer During lithography of SnS<sub>2</sub> thin Films Grown by Atomic layer Deposition

Giyul Ham\*, Seokyoon Shin\*, Juhyun Lee\*, Namgwe Lee\*\* and Hyeongtag Jeon\*†

\*Department of Materials Science and Engineering, Hanyang University, Seoul, 133-791, Korea

\*\*Department of Nanoscale Semiconductor Engineering, Hanyang University, Seoul, 133-791, Korea

## ABSTRACT

Two-dimensional (2D) materials have been studied extensively due to their excellent physical, chemical, and electrical properties. Among them, we report the material and device characteristics of tin disulfide (SnS<sub>2</sub>). To apply SnS<sub>2</sub> as a channel layer in a transistor, SnS<sub>2</sub> channels were formed by a stripping method and a transfer method. The limitation of this method is that it is difficult to produce uniform device characteristics over a large area. Therefore, we directly deposited SnS<sub>2</sub> by atomic layer deposition (ALD) and then performed lithography. This method was able to produce devices with repeatable characteristics over a large area. However, the SnS<sub>2</sub> film was damaged by the acetone used as a photoresist (PR) developer during the lithography process, with the electrical properties of mobility of  $2.6 \times 10^{-4}$  cm<sup>2</sup>/Vs, S.S. of 58.1 V/decade, and on/off current ratio of  $1.8 \times 10^2$ . These results are not suitable for advanced electronic devices. In this study, we analyzed the effect of acetone on SnS<sub>2</sub> and studied the device process to prevent such damage. Using polyvinyl alcohol (PVA) as a passivation layer during the lithography process, the electrical characteristics of the SnS<sub>2</sub> transistor had  $2.11 \times 10^{-3}$  cm<sup>2</sup>/Vs of mobility, 11.3 V/decade of S.S, and  $2.5 \times 10^3$  of the on/off current ratio, which were 10x improvements to the SnS<sub>2</sub> transistor fabricated by the conventional method.

**Key Words:** Tin disulfide(SnS<sub>2</sub>), Atomic layer deposition (ALD), lithography, polyvinyl alcohol (PVA)

## 1. Introduction

Two-dimensional (2D) materials typically have very strong covalent bonding forces between atoms in a layer and weak bonds between stacked layers. Because of this structural feature, 2D materials have unique mechanical/chemical/electrical/optical properties that are not observed in bulk form.<sup>1</sup> Therefore, studies on 2D materials and their applications have increased exponentially.<sup>2,3</sup> In 2004, graphene, the result of opening 2D carbon materials, was demonstrated to have promising potential in future electronic devices because of the thin critical dimension, excellent flexibility, and a high electron mobility.<sup>1</sup> Despite these excellent properties, graphene has no bandgap and thus has a material limit in which the on/off current ratio is poor as a channel of a transistor device.<sup>4,6</sup> In order to solve these problems, recent experimental studies show various results of others 2D materials that have suitable bandgaps and a layered structure similar to graphene.<sup>7,8</sup> In particular,

transition metal dichalcogenides (TMDCs, MX<sub>2</sub>) have attracted many researchers because they have high carrier mobility.<sup>9</sup> M is a transition metal element of Groups 4 to 6, and X is a chalcogen element of Group 16 (S, Se, and Te).<sup>9,10</sup> Among TMDCs, 2D MoS<sub>2</sub> has high potential as a channel material for next generation high performance, low power devices because it has high carrier mobility and an on/off current ratio with a bandgap of 1.8-1.9 eV.<sup>7</sup> With excellent electrical properties, earth-abundant materials are essential because of their competitive price for low manufacturing cost.

As a result of searching for 2D materials consisting of earth-abundant elements, tin disulfide (SnS<sub>2</sub>) is promising with Sn and S atoms that are more abundant than Mo and W.<sup>11,12</sup> SnS<sub>2</sub> is a semiconductor that has a bandgap of 2.1-2.4 eV with n-type electrical property.<sup>11</sup> Moreover, SnS<sub>2</sub> is a layered material with a hexagonal structure and consists of S-Sn-S tri-atomic planar molecular arrangements with weak van der Waals bonding between layers.<sup>12</sup> SnS<sub>2</sub> is being studied for application to a wide range of uses such as field-effect transistor,<sup>11-14</sup> water splitting,<sup>15</sup> and sensor devices<sup>16</sup>. In transistors, it has been reported that SnS<sub>2</sub> had


†E-mail: hjeon@hanyang.ac.kr

mobility of 230 and 50  $\text{cm}^2/\text{Vs}$  and on/off current ratio of  $10^7$  and  $10^6$ .<sup>11,12</sup> These results were obtained using mechanical exfoliation and a transfer process. It is difficult to achieve uniform thickness over a large area using the mechanical exfoliation method. In addition, the transfer process can lead to problems of low yield for large areas and interface adhesion and instability between the device substrate and the  $\text{SnS}_2$  channel. To solve this problem,  $\text{SnS}_2$  should be directly deposited over a large area on a substrate and patterned for fabricating transistors. In this process,  $\text{SnS}_2$  is affected by acetone used as a photoresist (PR) developer during the patterning process. To our knowledge, there are few studies on changes in the properties of  $\text{SnS}_2$  by acetone as a PR developer.

In this study, we formed  $\text{SnS}_2$  using ALD, which can be used to deposit a large area, and performed an annealing process to improve crystallinity. The results of the deposition process were previously reported by our group.<sup>17</sup> As a channel layer of next-generation transistors, we report the electrical properties of a device using crystalline  $\text{SnS}_2$  formed by ALD and annealing at low temperatures. During the device fabrication process, we used a lithography process to pattern  $\text{SnS}_2$ , and confirmed that an acetone-based PR developer damages  $\text{SnS}_2$  films. For this reason, we investigated the changes in  $\text{SnS}_2$  properties by the PR developer and added PVA to prevent such damage. PVA is a water-soluble polymer that can reduce the damage caused by acetone. Through this method, the electrical properties of the  $\text{SnS}_2$  transistor were improved by approximately 10 times.

## 2. Experimental

We prepared substrates for depositing  $\text{SnS}_2$  films as follows. A substrate with 90-nm-thick, thermally-oxidized silicon dioxide ( $\text{SiO}_2$ ) on silicon (Si) was cleaned with acetone, methanol, and deionized (DI) water using sonication for 15 min. Before the ALD process, the substrate surface was sulfurized by 99.99% hydrogen sulfide ( $\text{H}_2\text{S}$ ) gas at 150 °C. The  $\text{SnS}_2$  films were deposited by ALD at 150 °C. The precursor and reactant gas used in the ALD process of  $\text{SnS}_2$  were tetrakis(dimethylamino)tin (TDMASn,  $[(\text{CH}_3)_2\text{N}]_4\text{Sn}$ ) as a  $\text{Sn}^{4+}$  source and  $\text{H}_2\text{S}$  as a sulfur source, respectively. The TDMASn precursor was kept at 50 °C and transferred into the chamber using argon (Ar) bubbler gas with a flow rate of 30 sccm. The  $\text{H}_2\text{S}$  reactant gas was injected through a metering valve. One cycle of ALD consisted of the following four steps; TDMASn precursor injection (1 s) - Ar purging (40 s) -  $\text{H}_2\text{S}$  reactant gas injection (3 s) - Ar purging (50 s). The Ar purging gas was continuously injected into the process chamber at 200 sccm to keep the process pressure constant. A post annealing process was performed to improve the crystallinity of  $\text{SnS}_2$ . The  $\text{SnS}_2$  films were annealed at 300 °C using sulfur powder with a mixed gas composed of hydrogen ( $\text{H}_2$ , 5




**Fig. 1.** Sequence of the patterning process for  $\text{SnS}_2$  in transistor channel applications. (a) Sample 2 was directly affected by acetone, and (b) Sample 3 with PVA was not directly affected by the acetone.

sccm) and argon (Ar, 100 sccm) in a quartz tube furnace (denoted as Sample 1). The annealed  $\text{SnS}_2$  was sonicated in acetone-based PR developer for 1 minute (denoted as Sample 2). To reduce the damage caused by acetone, PVA was applied to the surface of  $\text{SnS}_2$  by spin coating before immersing  $\text{SnS}_2$  in the acetone solution (denoted as Sample 3). These processes are depicted in Figure 1. The characteristics of the samples were confirmed by the following analysis methods.

The crystallinity of  $\text{SnS}_2$  was analyzed by X-ray diffractometer (XRD) using  $\text{Cu K}\alpha$  radiation ( $\lambda = 1.5418 \text{ \AA}$ ). The RAMAN spectra of a few-layer  $\text{SnS}_2$  were analyzed using a MonoRA710i/ELT1000 spectrometer equipped with a silicon charge coupled device (Si-CCD). The samples were excited with 325 nm radiation from He-Cd laser operating at a power level of 16 mW. The electrical property of  $\text{SnS}_2$  samples was analyzed by fabricating a field effect transistor. The source/drain electrodes were metal Ti/Au (10/50 nm) deposited onto the  $\text{SnS}_2$  channel using electron-beam evaporation. Measurements on the  $\text{SnS}_2$  transistors were performed using a probe station (I-V measurement) at room temperature in ambient air.

## 3. Results and Discussion

We previously published a paper on  $\text{SnS}_2$  annealed in a  $\text{H}_2/\text{Ar}$  (5/100 sccm) atmosphere using sulfur powder.<sup>17</sup> The annealed  $\text{SnS}_2$  at 300 °C was not re-evaporated and had the best properties, making it suitable for the channel of the transistor. Figure 2 shows the electrical property (I-V curve) as a function of back gate voltage (V) measured from a  $\text{SnS}_2$  field-effect transistor (FET; schematic shown in the inset).  $V_{\text{th}}$  ranged from 1 to 5 V.  $\text{SnS}_2$  has an n-type characteristic because  $I_{\text{ds}}$  increases as the bias of  $V_{\text{gs}}$  moves in the positive direction. The field-effect mobility ( $\mu_{\text{FE}}$ ) and subthreshold swing (S.S) of the  $\text{SnS}_2$  transistor were calculated using Equations (1) and (2), respectively.




**Fig. 2.** Transfer curves ( $I_{ds}$ - $V_{gs}$ ) of the SnS<sub>2</sub> transistor with a channel of Sample 2 in linear and logarithmic scales measured with different  $V_{ds}$  values. Inset: Schematic of the SnS<sub>2</sub> transistor.

$$\mu_{FE} = \frac{L}{WC_i V_{ds}} \times \frac{dI_{ds}}{dV_{gs}} \quad (1)$$

$$S.S. = \frac{dV_{gs}}{d \log_{10} I_{ds}} \quad (2)$$

where  $L = 20 \mu\text{m}$  is the channel length,  $W$  is the channel width ( $10 \mu\text{m}$ ), and  $C_i = 1.23 \times 10^{-4} \text{F/m}^2$  is the capacitance between the channel and back gate per unit area ( $\epsilon_0 \epsilon_r / d$ ;  $\epsilon_r = 3.9$ ;  $d = 285 \text{nm}$ ). The mobility, S.S, and on/off current ratio of the SnS<sub>2</sub> transistor with a channel of Sample 2 were  $2.6 \times 10^{-4} \text{cm}^2/\text{Vs}$ ,  $58.1 \text{V/decade}$ , and  $1.8 \times 10^2$ , respectively. However, these parameters were not significantly better than in previously published studies.<sup>11,12</sup> Therefore, we performed an analysis to understand the device characteristics. Figure 3 shows the optical images for the surface of Samples 1, 2, and 3. As shown in Figure 3 (a), the surface of Sample 1 was very clean because it has not been affected. Figure 3 (b) shows the dirty surface of Sample 2, where many black holes were detected due to acetone damage of the SnS<sub>2</sub> thin film. With PVA protecting against acetone, Sample 3 was confirmed to be relatively less damaged than Sample 2. Therefore, the electrical properties of the SnS<sub>2</sub> transistor


were degraded because acetone damages the SnS<sub>2</sub> thin film. As a result, a mechanism to minimize damage by acetone was needed. Additionally, using XRD and RAMAN analyses, we analyzed the characteristics of SnS<sub>2</sub> thin films with and without PVA to minimize damage from acetone.



**Fig. 3.** Optical images of the surfaces of Samples (a) 1, (b) 2, and (c) 3 to identify developer effects.

Figure 4 shows the XRD and Raman graphs of Samples 1, 2, and 3. As shown in Figure 4 (a), the XRD spectra of all three samples showed peaks at  $2\theta = 14.9^\circ$  corresponding to a (001) hexagonal structure (JCPDS No. 23-0677). Sample 1, which was not damaged by acetone, had the highest peak intensity. However, the XRD intensities of Samples 2 and 3 were all lower than that of Sample 1. The XRD peak of Sample 3 with the PVA process was relatively less degraded. In the RAMAN graph of Figure 4 (b), the RAMAN spectra of all three samples showed peaks at the Raman shift corresponding to the  $E_{2g}$  mode at  $203 \text{cm}^{-1}$  and  $A_{1g}$  mode at  $310 \text{cm}^{-1}$  of 2H-SnS<sub>2</sub>. The  $E_{2g}$  and  $A_{1g}$  modes are associated with in-plane vibration of Sn and S atoms and out-of-plane vibration of sulfur atoms, respectively.<sup>18</sup> In a previous paper, we reported that annealed 11.2-nm-thick SnS<sub>2</sub> did not exhibit a RAMAN peak corresponding to the  $E_{2g}$  vibration mode.<sup>17</sup> However, the samples in the present study had a RAMAN peak corresponding to the  $E_{2g}$  mode. Compared to the previous work, samples in this study were thicker, indicating there is greater chance to detect the  $E_{2g}$  mode. Additionally, a 325 nm He-Cd laser was used, which can easily detect a wide bandgap. Similar to the XRD results, the intensity of the Raman peak of Sample 2, which is directly affected by acetone, was significantly reduced compared to that of Sample 1, and the Raman peak of the PVA-protected Sample 3 had a slightly lower intensity than Sample 1 but greater intensity than Sample 2. We can therefore conclude that the developer is the main determinant of degradation of annealed-SnS<sub>2</sub>, and that PVA protects annealed-SnS<sub>2</sub> from the developer. Therefore, as shown in Figure 2, the electrical characteristics of the SnS<sub>2</sub> transistor fabricated by a general patterning process (Sample 2) are not good but can be improved by performing the Sample 3 process.

Figure 5 shows the electrical characteristics of the SnS<sub>2</sub> transistor with the Sample 3 channel fabricated by the process preventing damage by the acetone developer. The transistor with Sample 3 channel showed n-type characteristics and a mobility of  $2.11 \times 10^3 \text{cm}^2/\text{Vs}$ , S.S of  $11.3 \text{V/decade}$ , and on/off current ratio of  $2.5 \times 10^3$ . These values are better than those of the SnS<sub>2</sub> transistor fabricated with a device without PVA. In other words, the damage to SnS<sub>2</sub> by the developer has an adverse effect on the electrical characteristics of the SnS<sub>2</sub> transistor. Therefore, there is a need for a process that protects the device from the developer, and PVA on SnS<sub>2</sub> films played a crucial role in reduction of damage by the developer.




**Fig. 4.** (a) XRD and (b) Raman graphs of samples to identify developer effects.

Accordingly, the electrical characteristics of the SnS<sub>2</sub> transistor were improved. However, the electrical characteristics of the transistor using the PVA-protected SnS<sub>2</sub> (Sample 3) channel were also not good compared to the SnS<sub>2</sub> transistor fabricated by the transfer process,<sup>11,12</sup> as the device process to fabricate the SnS<sub>2</sub> transistor was not optimized. To improve the electrical properties of the SnS<sub>2</sub> transistor, it is necessary to optimize the SnS<sub>2</sub> device process by identifying source/drain electrodes that can lower the contact resistance and a gate dielectric that can effectively reduce the Coulomb scattering of the carriers due to the charged defects at the interface.

#### 4. Conclusion

We fabricated the device by depositing source/drain electrodes (Ti/Au, 10/50 nm) after patterning a SnS<sub>2</sub> channel (Sample 2) using a PR-strip process. The fabricated SnS<sub>2</sub> transistor has mobility of  $2.6 \times 10^4$  cm<sup>2</sup>/Vs, S.S of 58.1 V/decade, and on/off current ratio of  $1.8 \times 10^2$ . These results are significantly lower than the transistor characteristics previously reported in the literature. Therefore, we analyzed the reasons for degradation of the properties and found that the SnS<sub>2</sub> channel was damaged by acetone used to remove the PR. To prevent SnS<sub>2</sub> channel

damage by acetone, we added a PVA coating to the SnS<sub>2</sub> channel patterning process. As a result, the damage of SnS<sub>2</sub> was considerably reduced, as confirmed by optical image, XRD, and RAMAN analyses. The mobility, S.S, and on/off current ratio electrical properties of the transistor with the SnS<sub>2</sub> channel with PVA coating (Sample 3) were  $2.11 \times 10^3$  cm<sup>2</sup>/Vs, 11.3 V/decade, and  $2.5 \times 10^3$ , respectively. These results are approximately 10 times better than those of SnS<sub>2</sub> transistors without a PVA layer. However, the performance of our transistor was not as good as that reported in the literature because the PVA process did not completely protect the SnS<sub>2</sub> thin film from acetone. Therefore, a device process that can completely protect from acetone is required.



**Fig. 5.** Transfer curves ( $I_{ds}$ - $V_{gs}$ ) of the SnS<sub>2</sub> transistor with a channel of Sample 3 in linear and logarithmic scales measured with different  $V_{ds}$

We believe that the performance of SnS<sub>2</sub> transistors will be improved through optimized device processes such as selection of source/drain electrodes with low contact resistance to the channel and gate insulators to reduce the scattering of carriers due to charged defects at the interface.

#### Acknowledgements

This study was supported by a National Research Foundation of Korea (NRF) grant funded by the Korean government (MEST) (NRF-2014M3A7B4049367).

#### References

1. Novoselov K S, Geim A K, Morozov S V, Jiang D, Zhang Y, Dubonos S V, Grigorieva I V, Firsov A A, "Electric field effect in atomically thin carbon films", *Science*, 306, pp. 666-669, (2014).

2. Geim A K, "Graphene: status and prospects", *Science*, 324, pp. 1530-1534, (2009).
  3. Geim A K, Novoselov K S, "The rise of graphene", *Nature Materials*, 6, pp. 183-191, (2007).
  4. Han M Y, Özyilmaz B, Zahng Y, Kim Philip, "Energy band-gap engineering of graphene nanoribbons", *Physical Review Letters*, 98, pp. 206805, (2007).
  5. Nguyen V H, Mazzamuto F, Saint-Martin J, Bournel A, Dollfus P, "Graphene nanomesh-based devices exhibiting a strong negative differential conductance effect", *Nanotechnology*, 23, pp. 289502, (2012).
  6. Berrada S, Nguyen V H, Querlioz D, Saint-Martin J, Alorcón A, Chassat C, Bournel A, Dollfus P, "Graphene nanomesh transistor with high on/off ratio and good saturation behavior", *Applied Physics Letters*, 103, pp. 183509, (2013).
  7. Radisavljevic B, Radenovic A, Brivio J, Giacometti V, Kis A, "Single-layer MoS<sub>2</sub> transistors", *Nat. Nanotechnology*, 6, pp. 147-150, (2011).
  8. Ochinikov D, Allain A, Huang Y, Dumcenoco D, Kis A, "Electrical transport properties of single-layer WS<sub>2</sub>", *ACS Nano*, 8, pp. 8174-8181, (2014).
  9. Pandey M, Vojvodic A, Thygesen K S, Jacobsen K W, "Two-dimensional metal dichalcogenides and oxides for hydrogen evolution: A computational screening approach", *The Journal of Physical Chemistry Letters*, 6, pp. 1577-85, (2015).
  10. Ataca C, Sahin H, Ciraci S, "Stable, single-layer MX<sub>2</sub> transition-metal oxides and dichalcogenides in a honeycomb-like structure", *The Journal of Physical Chemistry C*, 116, pp. 8983-8999, (2012).
  11. Huang Y, Sutter E, Sadowski J T, Cotlet M, Monti O L A, Racke D A, Neupane M R, Wickramaratne D, Lake R K, Parkinson B A, Sutter P, "Tin disulfide-An emerging layered metal dichalcogenide semiconductor: Materials properties and device characteristics", *ACS Nano*, 8, 10743-10755, (2014).
  12. Song H S, Li S L, Gao L, Xu Y, Ueno K, Tang J, Cheng Y B, Tsukagoshi K, "High-performance top-gated monolayer SnS<sub>2</sub> field effect transistor and their integrated logic circuits", *Nanoscale*, 4, pp. 9666-9670, (2013).
  13. De D, Manongdo J, See S, Zhang V, Guloy A, Peng H, "High on/off ratio field effect transistors based on exfoliated crystalline SnS<sub>2</sub> nano-membranes", *Nanotechnology*, 24, 025202, (2013).
  14. Lee J, Lee J, Ham G, Shin S, Park J, Choi H, Lee S, Kim J, Sul O, Lee S, Jeon H, "Improved electrical properties of atomic layer deposited tin disulfide at low temperature using ZrO<sub>2</sub> layer", *AIP Advances*, 7, pp. 025311, (2017).
  15. Sun Y, Cheng H, Gao S, Sun Z, Liu Q, Liu Q, Lei F, Yao T, He J, Wei S, Xie Y, "Freestanding tin disulfide single-layers realizing efficient visible-light water splitting", *Angewandte Chemie International Edition*, 51, pp. 8727-31, (2012).
  16. Giberti A, Gaiardo A, Fabbri B, Gherardi S, Guidi V, Malagu C, Bellutti P, Zonta G, Casotti D, Cruciani G, "Tin(IV) sulfide nanorods as a new gas sensing material", *Sensors and Actuators B: Chemical*, pp. 223 827-33, (2016).
  17. Ham G, Shin S, Park J, Lee J, Choi H, Lee S, Jeong H, "Engineering the crystallinity of tin disulfide deposited at low temperature", *RSC Advances*, 6, 54069-54075, (2016).
  18. Mead D G, Irwin J C, "Raman spectra of SnS<sub>2</sub> and SnSe<sub>2</sub>", *Solid State Communications*, 20, pp. 885-887, (1976).
- 
- 접수일: 2018년 8월 16일, 심사일: 2018년 9월 16일,  
게재확정일: 2018년 9월 19일