Fig. 1 Input matching network structure.
Fig. 2 Input transformer structure (a) low-band and (b) high-band.
Fig. 3 Simulation results of normalized input matching network impedance.
Fig. 4 Simulation results of harmonic distortion output load voltage waveform at 0.9 GHz.
Fig. 5 Simulation results of each frequency load-pull impedance.
Fig. 6 Output transformer structure (a) low-band and (b) high-band.
Fig. 7 Simulation results of output matching network impedance transformation.
Fig. 8 Schematic of the quad-band power amplifier.
Fig. 9 Simulation results of S-parameters.
Fig. 10 Quad-band power amplifier chip photograph.
Fig. 11 Measured S-parameters.
Fig. 12 Measured (a) gain, PAE and ACPR and (b) constellation of the quad-band PA for LTE 10 MHz modulated signals at 0.95 GHz.
Fig. 13 Measured (a) gain, PAE and ACPR, (b) LTE 10 MHz constellation and (c) LTE 20 MHz constellation of the quad-band PA for modulated signals at 1.8 GHz.
Fig. 15 Measured (a) gain, PAE and EVM and (b) constellation of the PA for WCDMA modulated signals at 2.4 GHz.
Fig. 14 Measured (a) gain, PAE and EVM and (b) constellation of the PA for WLAN 802.11n modulated signals at 2.4 GHz.
Table. 1 Comparison of CMOS Multi-band PAs
References
- H. Yu, "Efficient Modulation for the Last Symbol in OFDM Systems," Journal of the Korea Institute of Information and Communication Engineering, vol. 22, no. 3, pp. 513-519, Mar. 2018. https://doi.org/10.6109/JKIICE.2018.22.3.513
- I.-C. Ko, and H.-C. Park, "Channel Capacity Maximization in a Distorted 2x2 LOS MIMO Link," Journal of Information and Communication Convergence Engineering, vol. 16, no. 2, pp. 72-77, Jun. 2018. https://doi.org/10.6109/JICCE.2018.16.2.72
- P. A. Dal Fabbro, and M. Kayal, Linear CMOS RF Power Amplifier for Wireless Applications, Germany, Berlin:Springer, 2010.
- J. Park, C. Lee, and C. Park, "A Quad-band CMOS Linear Power Amplifier for EDGE Applications using an Anti-phase Method to Enhance its Linearity," IEEE Transactions on Circuits and Systems I-Regular Papers, vol. 64, no. 4, pp. 765-776, Apr. 2017. https://doi.org/10.1109/TCSI.2016.2620559
- F. G. S. Silva, R. N. de Lima, R. C. S. Freire, and C. Plett, "A Switchless multiband impedance matching technique based on multiresonant circuits," IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 60, no. 99, Jul. 2013.
- B. Kim, D.-H. Lee, S. Hong, and M. Park, "A multi-band CMOS power amplifier using reconfigurable adaptive power cell technique," IEEE Microwave and Wireless Components Letters, vol. 26, no. 8, pp. 616-618, Aug. 2016. https://doi.org/10.1109/LMWC.2016.2585569
- C. D. Presti, F. Carrara, A. Scuderi, P. M. Asbeck, and G. Palmisano, "A 25 dBm digitally modulated CMOS power amplifier for WCDMA/EDGE/OFDM with adaptive digital predistortion and efficient power control," IEEE Journal Solid-State Circuits, vol. 44, no. 7, pp. 1883-1896, Jul. 2009. https://doi.org/10.1109/JSSC.2009.2020226
- K. Kim, J. Ko, S. Lee, and S. Nam, "A two-stage broadband fully integrated CMOS linear power amplifier for LTE applications," IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 63, no. 6, pp. 533-537, Jun. 2016. https://doi.org/10.1109/TCSII.2016.2530418
- K. Kim, D-H. Lee, and S. Hong, "A dual-mode multi-band second harmonic controlled SOI LDMOS power amplifier," IEEE Microwave and Wireless Components Letters, vol. 25, no. 7, pp. 466-468, Jul. 2015. https://doi.org/10.1109/LMWC.2015.2429115
- S. Hu, S. Kousai, and H. Wang, "A broadband mixed-signal CMOS power amplifier with a hybrid class-G doherty efficiency enhancement technique," IEEE Journal Solid- State Circuits, vol. 51, no. 3, pp. 598-613, Mar. 2016. https://doi.org/10.1109/JSSC.2015.2508023
- J. Ko, and S. Nam, "A two-stage S-/X -band cmos power amplifier for high-resolution radar transceivers," IEEE Microwave and Wireless Components Letters, vol. 28, no. 7, pp. 606-608, Jul. 2018. https://doi.org/10.1109/LMWC.2018.2839646
- J. S. Park, S. Hu, Y. Wang, and H. Wang, "A highly linear dual-band mixed-mode polar power amplifier in CMOS with an ultra-compact output network," IEEE Journal Solid-State Circuits, vol. 51, no. 8, pp. 1756-1770, Aug. 2016. https://doi.org/10.1109/JSSC.2016.2582899
- C. Lee, and C. Park, "Design Methodology for a Switching- Mode RF CMOS Power Amplifier with an Output Transformer," International Journal of Microwave and Wireless Technologies, vol. 8, no. 3, pp. 471-477, May. 2016. https://doi.org/10.1017/S1759078715001415
- F. Carrara, C. D. Presti, F. Pappalardo, and G. Palmisano, "A 2.4-GHz 24-dBm SOI CMOS power amplifier with fully integrated reconfigurable output matching network," IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 9, pp. 2122-2130, Sep. 2009. https://doi.org/10.1109/TMTT.2009.2027078
- H. Wang, C. Sideris, and A. Hajimiri, "A CMOS broadband power amplifier with a transformer-based high-order output matching network," IEEE Journal Solid-State Circuits, vol. 45, no. 12, pp. 2709-2722, Dec. 2010. https://doi.org/10.1109/JSSC.2010.2077171
- C. Park, J. Han, H. Kim, and S. Hong, "A 1.8-GHz CMOS power amplifier using a dual-primary transformer with improved efficiency in the low power region," IEEE Transactions on Microwave Theory and Techniques, vol. 56, no. 4, pp. 782-792, Apr. 2008. https://doi.org/10.1109/TMTT.2008.918152
- Q. Cai, W. Che, K. Ma, and L. Gu, "A concurrent dual-band high-efficiency power amplifier with a novel harmonic control network," IEEE Microwave and Wireless Components Letters, vol. 28, no. 10, pp. 918-920, Oct. 2018. https://doi.org/10.1109/LMWC.2018.2860798
- Y. Lee, and S. Hong, "A dual-power-mode output matching network for digitally modulated CMOS power amplifier," IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 4, pp. 1570-1579, Apr. 2013. https://doi.org/10.1109/TMTT.2013.2246525