Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Self-Timed Ring based Lightweight TRNG with Feedback Structure

피드백 구조를 갖는 Self-Timed Ring 기반의 경량 TRNG

  • Choe, Jun-Yeong (Department of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Shin, Kyung-Wook (School of Electronic Engineering, Kumoh National Institute of Technology)
  • Received : 2019.11.15
  • Accepted : 2019.12.04
  • Published : 2020.02.29
Download PDF
⟨ Previous Next ⟩

Abstract

A lightweight hardware design of self-timed ring based true random number generator (TRNG) suitable for information security applications is described. To reduce hardware complexity of TRNG, an entropy extractor with feedback structure was proposed, which minimizes the number of ring stages. The number of ring stages of the FSTR-TRNG was determined to be a multiple of eleven, taking into account operating clock frequency and entropy extraction circuit, and the ratio of tokens to bubbles was determined to operate in evenly-spaced mode. The hardware operation of FSTR-TRNG was verified by FPGA implementation. A set of statistical randomness tests defined by NIST 800-22 were performed by extracting 20 million bits of binary sequences generated by FSTR-TRNG, and all of the fifteen test items were found to meet the criteria. The FSTR-TRNG occupied 46 slices of Spartan-6 FPGA device, and it was implemented with about 2,500 gate equivalents (GEs) when synthesized in 180 nm CMOS standard cell library.

정보보안 응용에 적합한 self-timed 링 (ring) 기반 TRNG (true random number generator)의 경량 하드웨어 설계에 관해 기술한다. TRNG의 하드웨어 복잡도를 줄이기 위해 피드백 구조의 엔트로피 추출기를 제안하였으며, 이를 통해 링 스테이지 수를 최소화 하였다. 본 논문의 FSTR-TRNG는 동작 주파수와 엔트로피 추출 회로를 고려하여 링 스테이지 수가 11의 배수가 되도록 결정되었으며, 링 발진기가 등간격 모드로 진동할 수 있도록 토큰 (token)과 버블(bubble) 개수의 비를 결정하였다. FSTR-TRNG는 FPGA 디바이스에 구현하여 난수 생성 동작을 검증하였다. Spartan-6 FPGA 디바이스에 구현된 FSTR-TRNG로부터 2,000만 비트의 데이터를 추출하여 NIST SP 800-22에 규정된 통계학적 무작위성 테스트를 수행한 결과, 15개의 테스트가 모두 기준을 만족하는 것으로 확인되었다. Spartan-6 FPGA 디바이스로 합성한 FSTR-TRNG는 46 슬라이스로 구현이 되었으며, 180 nm CMOS 표준셀로 합성하는 경우에는 약 2,500 등가 게이트로 구현되었다.

Keywords

References

  1. M. Bakiri, C. Guyeux, J.-F. Couchot, and A. K. Oudjida, "Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses," Computer Science Review, vol. 27, pp. 135-153, 2018. https://doi.org/10.1016/j.cosrev.2018.01.002
  2. J. Balasch, F. Bernard, V. Fischer, M. Grujic, M. Laban, O. Petura, V. Rozic, G. V. Battum, I. Verbauwhede, M. Wakker, and B. Yang, "Design and testing methodologies for true random number generators towards industry certification," 2018 IEEE 23rd European Test Symposium (ETS), Bremen, pp. 1-10. 2018.
  3. M. Stipcevic, and C.K. Koc, "True Random Number Generator," In Koc (eds) Open Problems in Mathematics and Computational Science, Springer, Cham, 2014.
  4. O. Petura, U. Mureddu, N. Bochard, V. Fischer, and L. Bossuet, "A survey of AIS-20/31 compliant TRNG cores suitable for FPGA devices," 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, Switzerland, pp. 1-10, 2016.
  5. I. E. Sutherland, "Micropipelines," Communications of the ACM, vol. 32, no. 6, pp. 720-738, Jun. 1989. https://doi.org/10.1145/63526.63532
  6. J. Hamon, L. Fesquet, B. Miscopein, and M. Renaudin "High-Level Time-Accurate Model for the Design of Self-Timed Ring Oscillators," 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, Newcastle upon Tyne, pp. 29-38, Apr. 2008.
  7. A. Winstanley, and M. Greenstreet, "Temporal properties of self-timed rings," In: Margaria T., Melham T. (eds) Correct Hardware Design and Verification Methods. CHARME 2001. Lecture Notes in Computer Science, vol. 2144, Springer, Berlin, Heidelberg, 2001.
  8. O. Elissati, E. Yahya, L. Fesquet, and S. Rieubon, "Oscillation Period and Power Consumption in Configurable Self-Timed Ring Oscillators," 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, Toulouse, pp. 1-4, 2009.
  9. L. Bassham, A. Rukhin, J. Soto, J. Nechvatal, M. Smid, E. Barker, S. Leigh, M. Levenson, M. Vangel, D. Banks, N. Heckert, and J. Dray, "A Statistical Test Suite For Random and Pseudorandom Number Generators for Cryptographic Applications," NIST Special Publication 800-22, Apr. 2010.
  10. V. Rozic, B. Yang, W. Dehaene, and I. Verbauwhede, "Highly efficient entropy extraction for true random number generators on FPGAs," 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, pp. 1-6, 2015.
  11. C. Li, Q. Wang, J. Jiang, and N. Guan, "A metastability-based true random number generator on FPGA," 2017 IEEE 12th International Conference on ASIC (ASICON), Guiyang, pp. 738-741, 2017.
  12. Y. Zhsnh, Q. Wang, J. Jiang, and N. Guan, "A Self-Timed Ring Based True Random Number Generator on FPGA," 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1-3, 2018.