DOI QR코드

DOI QR Code

Memory Design for Artificial Intelligence

  • Cho, Doosan (Department of electronic engineering, Sunchon National University)
  • Received : 2019.12.13
  • Accepted : 2019.12.27
  • Published : 2020.02.29

Abstract

Artificial intelligence (AI) is software that learns large amounts of data and provides the desired results for certain patterns. In other words, learning a large amount of data is very important, and the role of memory in terms of computing systems is important. Massive data means wider bandwidth, and the design of the memory system that can provide it becomes even more important. Providing wide bandwidth in AI systems is also related to power consumption. AlphaGo, for example, consumes 170 kW of power using 1202 CPUs and 176 GPUs. Since more than 50% of the consumption of memory is usually used by system chips, a lot of investment is being made in memory technology for AI chips. MRAM, PRAM, ReRAM and Hybrid RAM are mainly studied. This study presents various memory technologies that are being studied in artificial intelligence chip design. Especially, MRAM and PRAM are commerciallized for the next generation memory. They have two significant advantages that are ultra low power consumption and nearly zero leakage power. This paper describes a comparative analysis of the four representative new memory technologies.

Keywords

References

  1. Russell, S., Dewey, D. and Tegmark, M, "Research Priorities for Robust and Beneficial Artificial Intelligence," AI Magazine, 36(4), pp. 105-114, 2015. DOI: https://doi.org/10.1609/aimag.v36i4.2577.
  2. Peter Desnoyers, "What systems researchers need to know about NAND flash," In Proceedings of the 5th USENIX conference on Hot Topics in Storage and File Systems (HotStorage), pp. 1-6, 2013.
  3. Intel Xpoint memory Optane, www.intel.com/Optane
  4. Phasse change random-access memory, https://www.ibm.com/blogs/research/2018/07/phase-change-memory/
  5. Resistive random-access Memory, https://www.crossbar-inc.com/technology/reram-overview/
  6. Magnetoresistive random access memory, https://searchstorage.techtarget.com/definition/MRAM
  7. J. D. Owens, M. Houston, D. Luebke, S. Green, J. E. Stone and J. C. Phillips, "GPU Computing," in Proceedings of the IEEE, vol. 96, no. 5, pp. 879-899, May 2008. DOI: 10.1109/JPROC.2008.917757.
  8. N. P. Jouppi et al., "In-datacenter performance analysis of a tensor processing unit," 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), Toronto, ON, pp. 1-12, 2017. DOI: 10.1145/3079856.3080246.
  9. M.K. Kim, "A Data Design for Increasing the Usability of Subway Public Data," International Journal of Internet, Broadcasting and Communication (IJIBC), Vol.11, No.4, pp. 18-25, 2019. DOI: http://dx.doi.org/10.7236/IJIBC.2019.11.4.18.
  10. D. Cho,"A Study on Efficient Use of Dual Data Memory Banks in Flight Control Computers,"International Journal of Internet, Broadcasting and Communication (IJIBC), Vol.9, No.1, pp. 29-34, 2017. DOI: https://doi.org/10.7236/IJIBC.2017.9.1.29.