DOI QR코드

DOI QR Code

Implementation of FPGA Verification System with Slave FIFO Interface and FX3 USB 3 Bridge Chip

FX3 USB 3 브릿지 칩과 slave FIFO 인터페이스를 사용하는 FPGA 검증 시스템 구현

  • Received : 2020.12.02
  • Accepted : 2020.12.23
  • Published : 2021.02.28

Abstract

USB bus not only works with convenience but also transmits data fast and becomes a standard peripheral interface between FPGA development board and personal computer. In this paper FPGA verification system with slave FIFO interface for Cypress FX3 USB 3 bridge chip was implemented. The designed slave FIFO interface consists of host interface module based on FIFO structure, master bus controller and command decoder and supports streaming communication interface for FX3 bridge chip and memory-mapped input and output interface for user design circuit. The ZestSC3 board with Cypress FX3 USB 3 bridge chip and Xilinx Artix FPGA(XC7A35T-1C5G3241) was used to implement FPGA verification system. It was verified that the FPGA verification system for user design circuit operated correctly under various clock frequencies using GUI software developed by visual C# and C++ DLL. The designed slave FIFO interface for FPGA verification system has modular structure and can be applicable to the different user designs with memory-mapped I/O interface.

USB 버스는 편리하게 사용할 수 있고 빠르게 데이터를 전송하는 장점이 있어서, FPGA 개발보드와 PC 사이의 표준적인 인터페이스이다. 본 논문에서는 Cypress FX3 USB 3 브릿지 칩에 대한 slave FIFO 인터페이스를 사용하여 FPGA 검증 시스템을 구현하였다. slave FIFO 인터페이스 모듈은 FIFO 구조의 호스트 인터페이스 모듈과 마스터 버스 제어기와 명령 해독기로 구성되며, FX3 브릿지 칩에 대한 스트리밍 데이터 통신과 사용자 설계 회로에 대한 메모리 맵 형태의 입출력 인터페이스를 지원한다. 설계 검증 시스템에는 Cypress FX3 칩과 Xilinx Artix FPGA (XC7A35T-1C5G3241) 칩으로 구성된 ZestSC3 보드가 사용되었다. C++ DLL 라이브러리와 비주얼 C# 언어를 사용하여 개발한 GUI 소프트웨어를 사용하여, 사용자 설계 회로에 대한 FPGA 검증 시스템이 다양한 클록 주파수 환경에서 올바로 동작함을 확인하였다. 설계한 FPGA 검증 시스템의 slave FIFO 인터페이스 회로는 모듈화 구조를 갖고 있어서 메모리맵 인터페이스를 갖는 다른 사용자 설계 회로에도 응용이 가능하다.

Keywords

References

  1. K. Guo, S. Han, S. Yao, Y. Wang, Y. Xie, and H. Yang, "Software-Hardware Codesign for Efficient Neural Network Acceleration," IEEE Micro, vol. 37, no. 2, pp. 18-25, Apr. 2017. https://doi.org/10.1109/MM.2017.39
  2. W. L. Cho and K. Y. Shin, "2,048 bits RSA Public-key Cryptography Processor Based on 32-bit Montgomery Modular Multiplier," Journal of the Korea Institute of Information and Communication Engineering, vol. 21, no. 8, pp.1471-1479, Aug. 2017. https://doi.org/10.6109/jkiice.2017.21.8.1471
  3. G. M, Sung. H. K. Wang, and J. H. Lin, "Serial Interface Engine ASIC with USB Physical Transceiver based on FPGA Development Board," in 2017 IEEE International Conference on Systems, Man, and Cybernetics(SMC), Banff: CA, pp. 410-413, Oct. 2017.
  4. FTDI Ltd., FT600-FT601Q IC Datasheet(USB 3.0 to FIFO Bridge), [Internet], Avaiable:https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT600Q-FT601Q%20IC%20Datasheet.pdf.
  5. J. Hyde, SuperSpeed Device Design By Example, 2nd ed, Lexington, KY: CreateSpace, 2016.
  6. Numato Ltd., USB 3.0-A Cost Effective High Bandwidth Solution for FPGA Host Interface, [Internet]. Available: https://numato.com/help/wp-content/uploads/2018/06/USB3.0-FPGAHostCommunication.pdf.
  7. Orange Tree Technologies Ltd. Datasheet, ZestSC3 User Guide, 2017. [Internet]. Available: https://www.orangetreetech.com/
  8. R. S. Krishna, AN65974-Design with the EZ-USB FX3TM Slave FIFO Interface, May, 2020, [Internet]. Available: https://korea.cypress.com/documentation/application-notes/an65974-designing-ez-usb-fx3-slave-fifo-interface.
  9. C. E. Cummings, Simulation and Synthesis Techniques for Asynchnonous FIFO Design [Internet]. Available: http://discourse-production.oss-cn-shanghai.aliyuncs.com/original/3X/4/7/47fa3a7c83edfeea24029df12d0ae32fd9ed7610.pdf.
  10. R. A. Johnson, Registered-Output FSMs synchronize outputs to state transitions [Internet]. Available:http://www.mrc.uidaho.edu/mrc/people/jff/digital/fsm_timing.html.
  11. M. Borg, C++/C# interoperability, Sep. 2017. [Internet]. Available : https://mark-borg.github.io/blog/2017/interop/.
  12. J. AllWork, Visual Studio C# 2010 Programming and PC Interfacing, 1st ed, Elektor Pub. ch. 21, pp. 271-281, 2010.
  13. Y. J. Woo, Verilog HDL Design using Vivado, Inipro pub, 2017.