• Title/Summary/Keyword: Bosch Process

Search Result 25, Processing Time 0.049 seconds

Effects of Ar Addition on the Etch Rates and Etch Profiles of Si Substrates During the Bosch Process (Bosch 공정에서 Si 식각속도와 식각프로파일에 대한 Ar 첨가의 영향)

  • Ji, Jung Min;Cho, Sung-Woon;Kim, Chang-Koo
    • Korean Chemical Engineering Research
    • /
    • v.51 no.6
    • /
    • pp.755-759
    • /
    • 2013
  • The etch rate and etch profile of Si was investigated when Ar was added to an $SF_6$ plasma in the etch step of the Bosch process. A Si substrate was etched with the Bosch process using $SF_6$ and $SF_6$/Ar plasmas, respectively, in the etch step to analyze the effects of Ar addition on the etch characteristics of Si. When the Ar flow rate in the $SF_6$ plasma was increased, the etch rate of the Si substrate increased, had a maximum at 20% of the Ar flow rate, and then decreased. This was because the addition of Ar to the $SF_6$ plasma in the etch step of the Bosch process resulted in the bombardment of Ar ions on the Si substrate. This enhanced the chemical reactions (thus etch rates) between F radicals and Si as well as led to sputtering of Si particles. Consequently, the etch rate was higher more than 10% and the etch profile was more anisotropic when the Si substrate was etched with the Bosch process using a $SF_6$/Ar (20% of Ar flow rate) plasma during the etch step. This work revealed a feasibility to improve the etch rate and anisotropic etch profile of Si performed with the Bosch process.

The Development of Deep Silicon Etch Process with Conventional Inductively Coupled Plasma (ICP) Etcher (범용성 유도결합 플라즈마 식각장비를 이용한 깊은 실리콘 식각)

  • 조수범;박세근;오범환
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.17 no.7
    • /
    • pp.701-707
    • /
    • 2004
  • High aspect ratio silicon structure through deep silicon etching process have become indispensable for advanced MEMS applications. In this paper, we present the results of modified Bosch process to obtain anisotropic silicon structure with conventional Inductively Coupled Plasma (ICP) etcher instead of the expensive Bosch process systems. In modified Bosch process, etching step ($SFsub6$) / sidewall passivation ($Csub4Fsub8$) step time is much longer than commercialized Bosch scheme and process transition time is introduced between process steps to improve gas switching and RF power delivery efficiency. To optimize process parameters, etching ($SFsub6$) / sidewall passivation ($Csub4Fsub8$) time and ion energy effects on etching profile was investigated. Etch profile strongly depends on the period of etch / passivation and ion energy. Furthermore, substrate temperature during etching process was found to be an important parameter determining etching profile. Test structures with different pattern size have been etched for the comparison of the aspect ratio dependent etch rate and the formation of silicon grass. At optimized process condition, micropatterns etched with modified Bosch process showed nearly vertical sidewall and no silicon grass formation with etch rate of 1.2 ${\mu}{\textrm}{m}$/ min and the size of scallop of 250 nm.

A Study on Deep Etching technology for MEMS process (MEMS 가공을 위한 실리콘 Deep Etching 기술 연구)

  • 김진현;이종권;류근걸;이윤배;이미영;김우혁
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.5 no.2
    • /
    • pp.128-131
    • /
    • 2004
  • In this study Bosch etching process repeating etch and deposition by STS-ICP ASEHR was evaluated. Fundamentally etch depth changes were affected by thickness of deposited PR, $SiO_2$ and depth, and pattern size on the substrate. However etch rates were observed to be changed by variable parameters such as platen power, coil power, and process pressure. Etch rate showed $1.2\mu{m}/min$ and sidewall profile showed $90\pm0.2^\circ$ with platen power 12W, coil power 500W, and etch/passivation cycle 6/7sec. It was confirmed that this result was very typical to Bosch process utilizing ICP.

  • PDF

A Study on Bosch etching by Inductive Coupled Plasma (ICP를 이용한 Bosch 식각에 관한 연구)

  • Kim, Jin-Hyun;Ryoo, Kun-Kul;Kim, Jang-Hyun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.05e
    • /
    • pp.77-80
    • /
    • 2003
  • MEMS(Micro Electro Mechanical System) 기술에서 실리콘 식각기술의 중요성으로 플라즈마 식각기술의 개발이 꾸준히 진행되고 있다. 이중에서 ICP(Inductive Coupled Plasma)는 기존의 증착장치에 유도결합식 플라즈마를 추가로 발생시켜 증착막의 특성을 획기적으로 개선시키는 가장 최근에 개발된 기술이며, 이용에너지를 증가시키지 않고도 이용밀도를 높이고 이용업자들에 방향성을 가할 수 있는 새로운 플라즈마 기술로, 주로 MEMS 제조공정에 응용되고 있다. 본 연구에서는 STS-ICP $ASE^{HR}$을 이용하여 식각과 증착공정을 반복하여 식각을 하는 Bosch 식각에 관하여 연구하였다 STS-ICP $ASE^{HR}$ 장비의 Platen power, Coil power 및 Process pressure에 다양한 변화를 주어 각 변수에 따른 식각속도를 관찰하였다. 각 공정별 변수를 변화시킨 결과 Platen power 12W, Coil power 500W, 식각/Passivation Cycle 6/7sec 일 경우 식각속도는 $1.2{\mu}m$/min 이었고, Sidewall profile은 $90{\pm}0.7^{\circ}$로 나타나 매우 우수한 결과를 보였다.

  • PDF

The Develop and Research of EPD system for the semiconductor fine pattern etching (반도체 미세 패턴 식각을 위한 EPD 시스템 개발 및 연구)

  • Kim, Jae Pil;Hwang, WooJin;Shin, Youshik;Nam, JinTaek;Kim, hong Min;Kim, chang Eun
    • Journal of the Korea Safety Management & Science
    • /
    • v.17 no.3
    • /
    • pp.355-362
    • /
    • 2015
  • There has been an increase of using Bosch Process to fabricate MEMS Device, TSV, Power chip for straight etching profile. Essentially, the interest of TSV technology is rapidly floated, accordingly the demand of Bosch Process is able to hold the prominent position for straight etching of Si or another wafers. Recently, the process to prevent under etching or over etching using EPD equipment is widely used for improvement of mechanical, electrical properties of devices. As an EPD device, the OES is widely used to find accurate end point of etching. However, it is difficult to maintain the light source from view port of chamber because of contamination caused by ion conflict and byproducts in the chamber. In this study, we adapted the SPOES to avoid lose of signal and detect less open ratio under 1 %. We use 12inch Si wafer and execute the through etching 500um of thickness. Furthermore, to get the clear EPD data, we developed an algorithm to only receive the etching part without deposition part. The results showed possible to find End Point of under 1 % of open ratio etching process.

Simulation Study on the Etching Mechanism of the Bosch Process (보쉬 공정의 식각 메커니즘에 대한 전산모사 연구)

  • Kim, Chang-Gyu;Moon, Jae-Seung;Lee, Won-Jong
    • Korean Journal of Metals and Materials
    • /
    • v.49 no.10
    • /
    • pp.797-804
    • /
    • 2011
  • In this study, the mechanisms of the three steps (the polymer deposition step, the polymer etching step and the Si etching step) that constitute the Bosch process were investigated. The effects of radicals and ions on each step were quantitatively analyzed by comparing the simulated aspect ratio dependency of the deposition or etch rate with the experimental results. In the polymer deposition step, fluorocarbon polymer is deposited by chemical reactions of $CF_x$ radicals, of which the reaction probability is 0.13. Although the polymer etching step and the Si etching step were conducted under the same conditions, the etching mechanisms of polymer and Si were found to be quite different. In the polymer etching step, both chemical etching and physical sputter-etching contribute to the polymer etching. Whereas, in the Si etching step, Si is chemically etched by F radicals, of which the reactivity is greatly increased by the bombardment of energetic ions.

Effect of Process Parameters on TSV Formation Using Deep Reactive Ion Etching (DRIE 공정 변수에 따른 TSV 형성에 미치는 영향)

  • Kim, Kwang-Seok;Lee, Young-Chul;Ahn, Jee-Hyuk;Song, Jun Yeob;Yoo, Choong D.;Jung, Seung-Boo
    • Korean Journal of Metals and Materials
    • /
    • v.48 no.11
    • /
    • pp.1028-1034
    • /
    • 2010
  • In the development of 3D package, through silicon via (TSV) formation technology by using deep reactive ion etching (DRIE) is one of the key processes. We performed the Bosch process, which consists of sequentially alternating the etch and passivation steps using $SF_6$ with $O_2$ and $C_4F_8$ plasma, respectively. We investigated the effect of changing variables on vias: the gas flow time, the ratio of $O_2$ gas, source and bias power, and process time. Each parameter plays a critical role in obtaining a specified via profile. Analysis of via profiles shows that the gas flow time is the most critical process parameter. A high source power accelerated more etchant species fluorine ions toward the silicon wafer and improved their directionality. With $O_2$ gas addition, there is an optimized condition to form the desired vertical interconnection. Overall, the etching rate decreased when the process time was longer.

A Technical Assessment of Software Product Line Methodologies (소프트웨어 제품 계열 방법론의 기술적 평가)

  • Park Shin-Young;Kim Soo-Dong
    • The KIPS Transactions:PartD
    • /
    • v.13D no.1 s.104
    • /
    • pp.51-60
    • /
    • 2006
  • Product Line Engineering(PLE) is an effective software development technique which produces applications using core assets. Because of reusing the core assets, PLE can save cost for developing products in a domain but increase reusability. There are about ten PLE methodologies available, but there are not yet common agreements on PLE process and artifacts. This makes developers harder to choose a methodology and to apply it in practice. A comprehensive technical evaluation and comparison on existing PLE methodologies would be essential for practitioners. In this paper, we present a technical assessment of representative PLE methodologies; FAST, SEI SPL, PuLSE, Bosch's PL proceis, FOPLE, ESAPS, KobrA/PoLITe, Alexandria, COPA, QADA. They are compared in the criteria of process, artifacts, instructions, and special features. And we identify common or variable elements between methodologies and confirm elements to be improved in each PLE methodology. The assessment result would be well utilized in defining a practical methodology for PLE projects and in choosing an appropriate methodology among available ones.