• Title/Summary/Keyword: Key bus

Search Result 86, Processing Time 0.04 seconds

A Study on the Selection of Slack Bus at Application of Marginal Loss-Factor in a Competitive Electricity Market (경쟁적 전력시장에서 한계손실계수 적용시 기준모선 선정에 대한 연구)

  • Kim, Sang-Hoon;Lee, Kwang-Ho
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.2
    • /
    • pp.264-269
    • /
    • 2009
  • Marginal Loss Factor(MLF) is represented as the sensitivity of transmission loss, which is computed from the change of the generation at slack bus by the change of the load at the arbitrary bus. The MLF dependent on the selection of slack bus is one of the key factors affecting nodal pricing, Genco's profits, social welfare(SW) and Nash Equilibrium in a competitive electricity market. This paper addresses the methodology of slack bus selection by using Cournot model of Cost Based Pool market. Numerical results from sample cases show that the slack bus of MLF of the highest average is beneficial from the view points of SW.

Analysis of the Internal Electrical Characteristics of Electronic Power Transformers

  • Yi, Yang;Mao, Cheng-Xiong;Wang, Dan;Lu, Ji-Ming
    • Journal of Power Electronics
    • /
    • v.13 no.5
    • /
    • pp.746-756
    • /
    • 2013
  • The modularized subunit of an electronic power transformer (EPT) is a series connection of two H-bridge voltage-source converters and a DC-DC converter with a high-frequency isolation transformer (HFIT). On the basis of cascading and paralleling the modularized subunits, EPT can be used in high-voltage and large-current applications in the power system. This paper discusses the steady state analysis of the modularized subunit of EPT. Theoretical analysis considers the influences of the two H-bridge voltage-source converters on the two sides of the DC-DC converter. We deduce the formulas of the theoretical calculation on the internal electrical characteristics of EPT (e.g., the voltages of the DC-bus capacitor and the primary side peak current of the HFIT). This paper provides guidance on the design and selection of EPT key elements (e.g., the DC-bus capacitors and HFIT). Experimental results are obtained from a single subunit of a laboratory model rated at 962 V, 15 kVA. All calculations, simulations, and experiments confirm the theoretical analysis of the subunit of EPT.

A Study on Bus Arrival Information for BIS (버스도착시간 정보에 대한 연구)

  • 고승영
    • Journal of Korean Society of Transportation
    • /
    • v.20 no.5
    • /
    • pp.175-181
    • /
    • 2002
  • BIS(Bus arrival Information System) is a system that informs Passengers waiting at bus stops of the bus arrival time of next buses. However, when operating this system, it is not exactly known what type of bus arrival information should be provided. The purpose of this paper is to develop a model of the optimal bus arrival time to be informed for BIS. Analyzing Efficiency in the Seoul's Urban Bus Industry Using Data Envelopment Analysis. Two basic types of bus arrival information can be considered. One is Bus Locations : Where next buses are located and under what situation they are, such as the next bus departed from the previous stop, The other is Expected Arrival Time. Time to the arrivals of next buses. Characteristics of these two types of bus arrival time information provided for passengers waiting at bus stops for BIS are examined. The waiting time of passengers at bus stops is derived as a function of the bus arrival time to be informed. Some basic principles about the optimal bus arrival time to be informed are found. Finally, a case study assuming several simplifications is performed. One of the key findings is that there exists optimal arrival time to be informed other than the average arrival time. The optimal arrival time to be informed should be closer to the average arrival time for small and very large standard deviations and be earlier for certain amounts of standard deviations.

Review of Intermodal System of AGT and Bus (AGT와 버스의 혼용시스템에 대한 고찰)

  • MOK Jai Kyun;Chang Se Ky;Yoon Hee Taek;Woo Yoon Seuk
    • Proceedings of the KSR Conference
    • /
    • 2003.10b
    • /
    • pp.58-63
    • /
    • 2003
  • This study shows the functional contribution into the public transportation system for congestion area. And there is a introduction for the rapid bus transit developed in Europe community. It can be classified the public transportation as urban transit, subway and bus. For a few years, it has been introduced the AGT system as a role of the alternative and lengthening system of subway line. Recently, there is going on construction of AGT system in some regional cities. The AGT system has advantages in terms of accessibility and cost-effective rather than subway. But the bus system is advantageous at the points rather than AGT system. It is obvious that the bus system is most cost-effective for infrastructure and system rather than any other public transports. If the bus system has punctuality and precise docking, that becomes best choice for public transportation scheme. There are tries to develop new systems by means of the f1les up the advantages in bus and AGT system, which can be classified as BRT(Bus Rapid Transit}. The idea is simple; 'Thirik rail, use advanced buses.' It is introduced the IRISBUS system at this article, which was developed in Europe community. And it is introduced the project architecture to develop the similar system to IRISBUS in KRRI through National Transportation Key Technology R&D Project

  • PDF

VLSI design of a bus interface unit for a 32bit RISC CPU (32비트 멀티미디어 RISC CPU를 위한 버스 인터페이스 유닛의 설계)

  • 조영록;안상준;이용석
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.831-834
    • /
    • 1998
  • This paper describes a bus interface unit which is used in a 32bit high-performance multimedia RISC CPU including DSP unit. The main idea adopted in designing is that the bus interface unit enables the processor to provide on-chip functions for controlling memory and peripheral devices, including RAS-cAS multiplexing, DRAM refresh and parity generation and checking. The number of bus cycles used for a memory or I/O access is also defined by the processor, thus, no external bus controllers are required. All memories and peripheral devices can be connected directly, pin to pin, without any glue logic. That is the key point of the design.

  • PDF

A study on the optimal load shedding scheme considering the voltage stability improvement (전압안정도 개선을 고려한 적정 부하차단 기법)

  • 이상중;김건중;김원겸;김용배
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.44 no.3
    • /
    • pp.270-273
    • /
    • 1995
  • This paper proposes an optimal load shedding algorithm by which the system loss can be minimized when the load shedding is unavoidable in case of severe contingency such as the outage of key generators or lines. Shedding load .DELTA.S = .DELTA.P + J.DELTA.Q(MVA) is performed on the weakest bus (on the view of voltage stability), step by step, by the priority of the I.DELTA. = SQRT(.lambda.$\_$P/$\^$2/ + .lambda.$\_$Q/$\^$2/) index given for each load bus, where .lambda.$\_$P/ and .lambda.$\_$Q/ are the sensitivity indices representing the system loss variation versus active and reactive power change of the bus load bus. All loads are assumed to be constant power loads for convenience. A 5 bus sample system proves the effectiveness of the algorithm proposed.

A Study on the Quantatitive Evaluation of Voltage Stability Improvement Effect By the T/L-Loss System Identification Method (송전손실 상태식별법을 이용한 전압안정성 개선효과의 정량적 평가에 관한 연구)

  • Choi, Jong-Key;Lee, Bong-Yong;Kim, Jung-Hoon
    • Proceedings of the KIEE Conference
    • /
    • 1994.11a
    • /
    • pp.45-47
    • /
    • 1994
  • The simulation of reactive power compensation in 5-bus and 25-bus system was conducted using transmission-line loss system identification method. Sensitivities of maximum load-power with respect to reactive power compensation was identified by the simulation. With sufficient reactive power compensation at the first voltage-collapsing load-bus, the first voltage collapse could be prevented until the next voltage-collapsing load-bus lost its voltage stability. And the total compensated reactive power at the first voltage-collapsing bus means reactive power margin of voltage collapse or distance to voltage collapse. This quantity can be useful for determining the size of compensating devices or the site to compensate.

  • PDF

Probabilistic Load Flow for Power Systems with Wind Power Considering the Multi-time Scale Dispatching Strategy

  • Qin, Chao;Yu, Yixin;Zeng, Yuan
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.4
    • /
    • pp.1494-1503
    • /
    • 2018
  • This paper proposes a novel probabilistic load flow model for power systems integrated with large-scale wind power, which considers the multi-time scale dispatching features. The ramp limitations of the units and the steady-state security constraints of the network have been comprehensively considered for the entire duration of the study period; thus, the coupling of the system operation states at different time sections has been taken into account. For each time section, the automatic generation control (AGC) strategy is considered, and all variations associated with the wind power and loads are compensated by all AGC units. Cumulants and the Gram-Charlier expansion are used to solve the proposed model. The effectiveness of the proposed method is validated using the modified IEEE RTS 24-bus system and the modified IEEE 118-bus system.

A Study on Development of Bus Bunching Duration Model (버스몰림운행 지속시간 추정모형 개발에 관한 연구)

  • Kim, Eun-Gyeong;No, Jeong-Hyeon;Ryu, Si-Gyun
    • Journal of Korean Society of Transportation
    • /
    • v.28 no.6
    • /
    • pp.85-97
    • /
    • 2010
  • The present study aims at estimating the model of bus bunching duration along with its influential determinants in an attempt to understand the status of bus bunching being created by buses from various routes converging into one bus stop. To do so, the duration analysis, a well-known survival analysis, was adopted in order to capture the distribution of duration time as for 8 base lines, accordingly developing the model best fit for weibull distribution. Key attention to draw out the duration time model for bus bunching phenomena was laid, by analyzing 18 impact factors, on such criterion variables as number of berth, number of bus line in each berth and maximum capacity of on-and-off passengers in each line. Comparison in two typical types of bus lane was made between bus-only center lane(Dobong Mia-ro) and normal street-side lane(Tongil Euiju-ro). In this regard, the study, based on the model as above, suggested appropriate alternatives to improve the bus operation by effectively controlling bus bunching.

Probabilistic Power Flow Studies Incorporating Correlations of PV Generation for Distribution Networks

  • Ren, Zhouyang;Yan, Wei;Zhao, Xia;Zhao, Xueqian;Yu, Juan
    • Journal of Electrical Engineering and Technology
    • /
    • v.9 no.2
    • /
    • pp.461-470
    • /
    • 2014
  • This paper presents a probabilistic power flow (PPF) analysis method for distribution network incorporating the randomness and correlation of photovoltaic (PV) generation. Based on the multivariate kernel density estimation theory, the probabilistic model of PV generation is proposed without any assumption of theoretical parametric distribution, which can accurately capture not only the randomness but also the correlation of PV resources at adjacent locations. The PPF method is developed by combining the proposed PV model and Monte Carlo technique to evaluate the influence of the randomness and correlation of PV generation on the performance of distribution networks. The historical power output data of three neighboring PV generators in Oregon, USA, and 34-bus/69-bus radial distribution networks are used to demonstrate the correctness, effectiveness, and application of the proposed PV model and PPF method.