• 한국전기전자재료학회논문지
• /
• 제20권12호
• /
• pp.1017-1021
• /
• 2007

To implement tera bit level non-volatile memories of low power and fast operation, proving statistical reproductivity and satisfying reliabilities at the nano-scale are a key challenge. We fabricate the charge trapping nano scaled SONOS unit memories and 64 bit flash arrays and evaluate reliability and performance of them. In case of the dielectric stack thickness of 4.5 /9.3 /6.5 nm with the channel width and length of 34 nm and 31nm respectively, the device has about 3.5 V threshold voltage shift with write voltage of $10\;{\mu}s$, 15 V and erase voltage of 10 ms, -15 V. And retention and endurance characteristics are above 10 years and $10^5$ cycle, respectively. The device with LDD(Lightly Doped Drain) process shows reduction of short channel effect and GIDL(Gate Induced Drain Leakage) current. Moreover we investigate three different types of flash memory arrays.

• 한국전기전자재료학회논문지
• /
• 제19권10호
• /
• pp.894-900
• /
• 2006

This paper reports the fabrication and characterization of $32{\times}32$ thermal cantilever array for nano-scaled memory device applications. The $32{\times}32$ thermal cantilever array with integrated tip heater has been fabricated with micro-electro-mechanical systems(MEMS) technology on silicon on insulator(SOI) wafer using 9 photo masking steps. All of single-level cantilevers(1,024 bits) have a p-n junction diode in order to eliminate any electrical cross-talk between adjacent cantilevers. Nonlinear electrical characteristic of fabricated thermal cantilever shows its own thermal heating mechanism. In addition, n-channel high-voltage MOSFET device is integrated on a wafer for embedding driver circuitry.

• 한국전기전자재료학회논문지
• /
• 제18권11호
• /
• pp.990-995
• /
• 2005

This paper reports the fabrication and characterization of $5\;\times\;5$ thermal cantilever array for nano-scaled memory device application. The $5\;\times\;5$ thermal cantilever array with integrated tip heater has been fabricated with MEMS technology on SOI wafer using 7 photo masking steps. All single-level cantilevers have a diode in order to eliminate any electrical cross-talk between adjacent tips. Electrical measurements of fabricated thermal cantilever away show its own thermal heating mechanism. Thermal heating is demonstrated by the reflow of coated photoresist on the cantilever array surface.

• 한국정보전자통신기술학회논문지
• /
• 제1권2호
• /
• pp.27-32
• /
• 2008

A current research basically diverted towards an increase in the operational output with the minimization of the materials used, which ultimately scaled down the dimensions of ceramic electronic components. In this direction the nano-technology pave the revolutionary changes in particular the electronic industries. The applications of nano-sized particles or nano-sized materials are hence, playing a significant role for various purposes. The PZT(lead, zirconium, titanium) based ceramics which, are reported to be ferroelectric materials have their important applications in the areas of surface acoustic waves (SAW), filters, infrared detectors, actuators, ferroelectric random access memory, speakers, electronic switches etc. Moreover, these PZT materials possess the large electro mechanical coupling factor, large spontaneous polarization, low dielectric loss and low internal stress etc. Hence, keeping in view the unique properties of PZT piezoelectric ceramics we also tried to synthesize indigenously the small sized PZT ceramic powder in the laboratory by using the modified sol-gel approach. In this paper, propyl alcohol based sol-gel method was used for preparation of PZT piezoelectric ceramic. The powder obtained by this sol-gel process was calcined and sintering to reach a pyrochlore-free crystal phase. The characterization of synthesized material was carried out by the XRD analysis and the surface morphology was determined by high resolution scanning electron microscopy.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2009년도 하계학술대회 논문집
• /
• pp.52-52
• /
• 2009

To date, chalcogenide alloy such as $Ge_2Sb_2Te_5$(GST) have not only been rigorously studied for use in Phase Change Random Access Memory(PRAM) applications, but also temperature gap to make different states is not enough to apply to device between amorphous and crystalline state. In this study, we have investigated a new system of phase change media based on the In-Sb-Te(IST) ternary alloys for PRAM. IST chalcogenide thin films were prepared in trench structure (aspect ratio 5:1 of length=500nm, width=100nm) using Tri methyl Indium $(In(CH_3)_4$), $Sb(iPr)_3$ $(Sb(C_3H_7)_3)$ and $Te(iPr)_2(Te(C_3H_7)_2)$ precursors. MOCVD process is very powerful system to deposit in ultra integrated device like 100nm scaled trench structure. And IST materials for PRAM can be grown at low deposition temperature below $200^{\circ}C$ in comparison with GST materials. Although Melting temperature of 1ST materials was $\sim 630^{\circ}C$ like GST, Crystalline temperature of them was ~$290^{\circ}C$; one of GST were $130^{\circ}C$. In-Sb-Te materials will be good candidate materials for PRAM applications. And MOCVD system is powerful for applying ultra scale integration cell.