• 제목, 요약, 키워드: Optical logic

검색결과 126건 처리시간 0.029초

Ultrahigh Speed Reconfigurable Logic Operations Based on Single Semiconductor Optical Amplifier

  • Kaur, Sanmukh;Kaler, Rajinder-Singh
    • Journal of the Optical Society of Korea
    • /
    • v.16 no.1
    • /
    • pp.13-16
    • /
    • 2012
  • We demonstrate an optical gate architecture using a single SOA to perform AND, OR and NOT logic functions. Simple reconfigurable all-optical logic operations are implemented using RZ modulated signals at 40 Gb/s. Contrast ratio and extinction ratio values have been analysed for the different types of logic gates. Maximum extinction ratio and contrast ratio achieved are 19dB and 17.2 dB respectively. Simple structure and potential for integration makes this architecture an interesting approach in photonic computing and optical signal processing.

All Optical Logic Gates Based on Two Dimensional Plasmonic Waveguides with Nanodisk Resonators

  • Dolatabady, Alireza;Granpayeh, Nosrat
    • Journal of the Optical Society of Korea
    • /
    • v.16 no.4
    • /
    • pp.432-442
    • /
    • 2012
  • In this paper, we propose, analyze and simulate the performances of some new plasmonic logic gates in two dimensional plasmonic waveguides with nanodisk resonators, using the numerical method of finite difference time domain (FDTD). These gates, including XOR, XNOR, NAND, and NOT, can provide the highly integrated optical logic circuits. Also, by cascading and combining these basic logic gates, any logic operation can be realized. These devices can be utilized significantly in optical processing and telecommunication devices.

Optical Look-ahead Carry Full-adder Using Dual-rail Coding

  • Gil Sang Keun
    • Journal of the Optical Society of Korea
    • /
    • v.9 no.3
    • /
    • pp.111-118
    • /
    • 2005
  • In this paper, a new optical parallel binary arithmetic processor (OPBAP) capable of computing arbitrary n-bit look-ahead carry full-addition is proposed and implemented. The conventional Boolean algebra is considered to implement OPBAP by using two schemes of optical logic processor. One is space-variant optical logic gate processor (SVOLGP), the other is shadow-casting optical logic array processor (SCOLAP). SVOLGP can process logical AND and OR operations different in space simultaneously by using free-space interconnection logic filters, while SCOLAP can perform any possible 16 Boolean logic function by using spatial instruction-control filter. A dual-rail encoding method is adopted because the complement of an input is needed in arithmetic process. Experiment on OPBAP for an 8-bit look-ahead carry full addition is performed. The experimental results have shown that the proposed OPBAP has a capability of optical look-ahead carry full-addition with high computing speed regardless of the data length.

Asymmetric Public Key Cryptography by Using Logic-based Optical Processing

  • Gil, Sang Keun
    • Journal of the Optical Society of Korea
    • /
    • v.20 no.1
    • /
    • pp.55-63
    • /
    • 2016
  • In this paper, a new asymmetric public key cryptography based on the modified RSA algorithm is proposed by using logic-based optical processing. The proposed asymmetric public key algorithm is realized into an optical schematic, where AND, OR and XOR logic operations are implemented by using free space digital optics architecture. Schematically, the proposed optical configuration has an advantage of generating the public keys simultaneously. Another advantage is that the suggested optical setup can also be used for message encryption and decryption by simply replacing data inputs of SLMs in the optical configuration. The last merit is that the optical configuration has a 2-D array data format which can increase the key length easily. This can provide longer 2-D key length resulting in a higher security cryptosystem than the conventional 1-D key length cryptosystem. Results of numerical simulation and differential cryptanalysis are presented to verify that the proposed method shows the effectiveness in the optical asymmetric cryptographic system.

Optical Implementation of Triple DES Algorithm Based on Dual XOR Logic Operations

  • Jeon, Seok Hee;Gil, Sang Keun
    • Journal of the Optical Society of Korea
    • /
    • v.17 no.5
    • /
    • pp.362-370
    • /
    • 2013
  • In this paper, we propose a novel optical implementation of a 3DES algorithm based on dual XOR logic operations for a cryptographic system. In the schematic architecture, the optical 3DES system consists of dual XOR logic operations, where XOR logic operation is implemented by using a free-space interconnected optical logic gate method. The main point in the proposed 3DES method is to make a higher secure cryptosystem, which is acquired by encrypting an individual private key separately, and this encrypted private key is used to decrypt the plain text from the cipher text. Schematically, the proposed optical configuration of this cryptosystem can be used for the decryption process as well. The major advantage of this optical method is that vast 2-D data can be processed in parallel very quickly regardless of data size. The proposed scheme can be applied to watermark authentication and can also be applied to the OTP encryption if every different private key is created and used for encryption only once. When a security key has data of $512{\times}256$ pixels in size, our proposed method performs 2,048 DES blocks or 1,024 3DES blocks cipher in this paper. Besides, because the key length is equal to $512{\times}256$ bits, $2^{512{\times}256}$ attempts are required to find the correct key. Numerical simulations show the results to be carried out encryption and decryption successfully with the proposed 3DES algorithm.

집적화된 광 싸이리스터와 수직구조 레이저를 이용한 광 로직 AND/OR 게이트에 관한 연구 (Optical AND/OR gates based on monolithically integrated vertical cavity laser with depleted optical thyristor)

  • 김두근;정인일;최영완;최운경
    • 한국정보통신설비학회:학술대회논문집
    • /
    • /
    • pp.19-23
    • /
    • 2006
  • Latching optical switches and optical logic gates AND and OR are demonstrated, for the first time, by the monolithic integration of a vertical cavity lasers with depleted optical thyristor structure, which have not only a low threshold current with 0.65 mA. but also a high on/off contrast ratio more than 50 dB. By simple operating technique with changing a reference switching voltage, this single device operates as two logic functions, optical logic AND and OR. The thyristor laser fabricated using the oxidation process achieved a high optical output power efficiency and a high sensitivity to the optical input light.

  • PDF

반도체 광증폭기를 이용한 다기능 전광 논리 소자의 설계 및 측정 (Design and Demonstration of All-Optical XOR, AND, OR Gate in Single Format by Using Semiconductor Optical Amplifiers)

  • 손창완;윤태훈;김상헌;전영민;변영태;이석;우덕하;김선호
    • 한국광학회지
    • /
    • v.17 no.6
    • /
    • pp.564-568
    • /
    • 2006
  • 반도체 광증폭기에 기반을 둔 이득포화특성을 이용하여 XOR, AND, OR 논리 게이트를 동시에 구현하는 다기능 전광 논리소자를 설계하고 구현하였다. 상용화된 프로그램인 VPI Component $Maker^{TM}$을 사용하여 시뮬레이션을 수행하였고 10 Gbit/s의 입력 신호를 사용하여 XOR, AND, OR 논리동작을 동시에 구현하는 다기능 전광 논리소자를 구현하였다.

박테리아로돕신의 광순환 특성을 이용한 광학적 논리회로 구현 (Realization of optical logic gates using photocycle properties of bacteriorhodopsin)

  • 오세권;유연석
    • 한국광학회지
    • /
    • v.13 no.5
    • /
    • pp.414-420
    • /
    • 2002
  • 본 연구에서는 bacteriorhodopsin(bR)이 첨가된 고분자 박막을 이용하여 광 논리회로 특성을 구현하였다. bR은 분광학적으로 구분되는 몇 단계의 중간단계로 구성된 복잡한 참순환 과정을 수반하고 있다. 우리는 bR의 광순환 과정중 B상태와 M상태의 흡수도 변화를 고려하여 He-Ne 레이저(632.8 nm)와 He-Cd 레이저(413 nm) 이용하여 광학적 논리회로를 구현하였다. 또한 B상태와 K상태간의 흡수 스펙트럼을 고려하여 He-Ne 레이저(632.8 nm)와 Nd-YAG 레이저의 제2고조파인 532 nm를 이용하여 고속 AND logic gate를 구현하였다.

반도체 광 증폭기 XOR 논리게이트를 이용한 10 Gbps 전광 암호화 시스템의 구현 (Demonstration of 10 Gbps, All-optical Encryption and Decryption System Utilizing SOA XOR Logic Gates)

  • 정영진;박남규;전영민;우덕하;이석;길상근
    • 한국광학회지
    • /
    • v.19 no.3
    • /
    • pp.237-241
    • /
    • 2008
  • 전자 논리회로에서 이용되는 전자신호 암호화와 같은 방법으로, 반도체 광 증폭기 XOR논리 게이트를 이용한 전광 암호화 시스템을 제안하였다. 시스템의 변수를 최적화 하고 전체 디자인 과정을 빠르게 수행하기 위해 정상상태와(steady state) 과도상태에(dynamic) 대한 전산모사가 차례로 이루어졌다. 심각한 신호 왜곡이 없이 10 Gbps 속도에서 일반적인 반도체 광 증폭기의 연속적 연결을 통해 전광 신호에 대한 암호화와 해독이 수행될 수 있음을 전산모사와 실험에 의한 결과를 통해 보여주었다.