• Title/Summary/Keyword: Ridge Resistivity

Search Result 4, Processing Time 0.019 seconds

Design of Circuit for a Fingerprint Sensor Based on Ridge Resistivity

  • Jung, Seung-Min
    • Journal of information and communication convergence engineering
    • /
    • v.6 no.3
    • /
    • pp.270-274
    • /
    • 2008
  • This paper proposes an advanced signal processing circuit for a fingerprint sensor based on ridge resistivity. A novel fingerprint integrated sensor using ridge resistivity variation resulting from ridges and valleys on the fingertip is presented. The pixel level simple detection circuit converts from a small and variable sensing current to binary voltage out effectively. The sensor circuit blocks were designed and simulated in a standard CMOS 0.35 ${\mu}m$ process.

A Study on Topographic Effects in 2D Resistivity Survey by Numerical and Physical Scale Modeling (수치 및 축소모형실험에 의한 2차원 전기비저항 탐사에서의 지형효과에 관한 연구)

  • Kim Gun-Soo;Cho In-Ky;Kim Ki-Ju
    • Geophysics and Geophysical Exploration
    • /
    • v.6 no.4
    • /
    • pp.165-170
    • /
    • 2003
  • Recently, resistivity surveys have been frequently carried out over the irregular terrain such as mountainous area. Such an irregular terrain itself can produce significant anomalies which may lead to misinterpretations. In this study, topographic effects in resistivity survey were studied using the physical scale modeling as well as the numerical one adopting finite element method. The scale modeling was conducted at a pond, so that we could avoid the edge effect, the inherent problem of the scale modeling conducted in a water tank in laboratory. The modeling experiments for two topographic features, a ridge and a valley with various slope angles, confirmed that the results by the two different modeling techniques coincide with each other fairly well for all the terrain models. These experiments adopting dipole-dipole array showed the distinctive terrain effects, such that a ridge produces a high apparent resistivity anomaly at the ridge center flanked by zones of lower apparent resistivity. On the other hand, a valley produces the opposite anomaly pattern, a central low flanked by highs. As the slope of a terrain model becomes steeper, the terrain-induced anomalies become stronger, and moreover, apparent resistivity can become even negative for the model with extremely high slope angle. All the modeling results led us to the conclusion that terrain effects should be included in the numerical modeling and/or the inversion process to interpret data acquired at the rugged terrain area.

CMOS Integrated Fingerprint Sensor Based on a Ridge Resistivity (CMOS공정으로 집적화된 저항형 지문센서)

  • Jung, Seung-Min
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.10a
    • /
    • pp.571-574
    • /
    • 2008
  • In this paper, we propose $256{\times}256$ pixel array fingerprint sensor with an advanced circuits for detecting. The pixel level simple detection circuit converts from a small and variable sensing current to binary voltage out effectively. We minimizes an electrostatic discharge(ESD) influence by applying an effective isolation structure. The sensor circuit blocks were designed and simulated in standard CMOS $0.35{\mu}m$ process. Full custom layout is performed in the unit sensor pixel and auto placement and routing is performed in the full chip.

  • PDF

Fingerprint Sensor Based on a Skin Resistivity with $256{\times}256$ pixel array ($256{\times}256$ 픽셀 어레이 저항형 지문센서)

  • Jung, Seung-Min
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.3
    • /
    • pp.531-536
    • /
    • 2009
  • In this paper, we propose $256{\times}256$ pixel array fingerprint sensor with an advanced circuits for detecting. The pixel level simple detection circuit converts from a small and variable sensing current to binary voltage out effectively. We minimizes an electrostatic discharge(ESD) influence by applying an effective isolation structure around the unit pixel. The sensor circuit blocks were designed and simulated in standard CMOS $0.35{\mu}m$ process. Full custom layout is performed in the unit sensor pixel and auto placement and routing is performed in the full chip.