• Title/Summary/Keyword: SMCS chipset

Search Result 1, Processing Time 0.014 seconds

IO BOARD DESIGN OF NEXT GENERATION SATELLITE USING THE SPACE WIRE INTERFACE

  • Kwon Ki-Ho;Kim Day-Young;Choi Seung-Woon;Lee Jong-In
    • Bulletin of the Korean Space Science Society
    • /
    • 2004.10b
    • /
    • pp.223-226
    • /
    • 2004
  • This paper presents a feasibility study of an advanced IO board design for the next generation of low-earth orbit satellites. Advanced IO board design includes sensor interface, NO, D/A, Digital Module, Serial Module etc, and allows to process increasing data rates between IO board and CPU board. The higher data rate involved in modem IO board additionally introduce issues such as noise, fault tolerance, command and data handling, limited pin count and power consumption problems. The experience in KOMPSAT-l and 2 program with this kind of problems resulted in using SMCS chip set, a high speed serial link technology based on IEEE-1355 (Space Wire Protocol) (ESA-ESTEC 2003, Parkes 1999), as a standard for next generation of satellite IO board design.

  • PDF