• Journal of the Korean Ceramic Society
• /
• v.34 no.12
• /
• pp.1199-1204
• /
• 1997

SiC conversion layer was fabricated by the chemical vapor reaction between graphite substrate and silica powder. The CVR process was carried out in nitrogen atmosphere at 175$0^{\circ}C$ and 185$0^{\circ}C$. From the reduction of silica powder with graphite substrate, the SiO vapor was created, infiltrated into the graphite substrate, then, the SiC conversion layer was formed from the vapor-solid reaction of SiO and graphite. In the XRD pattern of conversion layer, it was confirmed that 3C $\beta$-SiC phase was created at 175$0^{\circ}C$ and 185$0^{\circ}C$. Also, in the back scattered image of cross-sectional conversion layer, it was found that the conversion layer was easily formed at 185$0^{\circ}C$, the interface of graphite substrate and SiC layer was observed. It was though that the coke particle size and density of graphite substrate mainly affect the XRD pattern and microstructure of SiC conversion layer. In the oxidation test of 100$0^{\circ}C$, the SiC converted graphites exhibited good oxidation resistance compared with the unconverted graphites.

• Journal of the Korean Society for Precision Engineering
• /
• v.23 no.8 s.185
• /
• pp.178-184
• /
• 2006

Hot embossing is to fabricate desired pattern on the polymer substrate by pressing the patterned mold against the substrate which is heated above the glass transition temperature, and it is a high throughput fabrication method for bio chip, optical microstructure, etc. due to the simultaneous large area patterning. However, the bad pattern fidelity in large area patterning is one of the obstacles to applying the hot embossing technology for mass production. In the present study, PDMS pad was used as a cushion on the backside of the micro-patterned 4 inch Si mold to improve the pattern fidelity over the 4 inch PMMA sheet by increasing the conformal contact between the Si mold and the PMMA sheet. The pattern replicability improvement over 4 inch wafer scale was evaluated by comparing the replicated pattern height and depth for PDMS-cushioned Si mold against the rigid Si mold without PDMS cushion.

• Korean Journal of Materials Research
• /
• v.2 no.1
• /
• pp.76-82
• /
• 1992

Deposition of $TEOS-O_3$ oxide film as inter-metal dielectric layer shows the substrate dependency according to the substrate material and pattern density and pitch size. To minimize substrate and Pattern dependency, TEOS-base and $SiH_4-base$ Plasma oxide were predeposited as underlying material on the substrate. The substrate dependency of $TEOS-O_3$ oxide film was more significant on TEOS-base plasma oxide than on $SiH_4-base$ plasma oxide. The dependency of $TEOS-O_3$ oxide film was remarkably reduced, or nearly eliminated, by $N_2$plasma treatment on TEOS-base plasma oxide, which appears to be caused by the O-Si-N structure, observed on the the surface of TEOS-base plasma oxide.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.266-266
• /
• 2010

Ion beam sputtering(IBS)을 이용한 pattern 형성은 대상 물질의 제한이 적고 물리적 변수의 조절에 의해 쉽게 nano 구조의 형태와 크기를 조절할 수 있다는 점에서 관심을 받아오고 있다. 하지만 IBS를 이용한 pattern 형성이 어려운 물질들도 있어 다양한 기판에서의 nano pattern 형성에 관련된 많은 연구가 보고되고 있다. 본 연구발표에서는 유용한 반도체인 Si 표면에서의 IBS를 이용한 nano 구조 형성이 가능함과 그 과정에 대해 말하고자 한다. Ru을 100nm 두께로 증착시킨 Si(100)을 sputter 했을 때, Ru 표면에 잘 order된 nano pattern이 형성되었다. Sputter 시간이 증가하면서 pattern은 유지된 채 Ru이 깎여 나가다가 pattern의 가장 낮은 부분부터 Si기판이 드러나게 된다. 이 때 노출된 Si은 sputtering에 의해 깎여나가고 아직 Ru이 덮여있는 부분의 Si은 그대로 유지되어, Ru이 모두 sputter 되면서 보여지는 Si의 pattern은 Ru의 그것과 동일한 형태를 띄게 된다. 그 결과, Ru의 pattern이 Si으로 transfer되었음을 AFM과 SAM을 통해 확인할 수 있었다. 또한 IBS를 이용해 pattern 형성이 힘든 metallic glass에도 같은 방식으로 Ru을 쌓아 sputter 해봄으로써 pattern transfer를 확인해 볼 계획이다. 이러한 pattern transfer는 sputtering을 통한 pattern 형성이 어려웠던 다른 물질들에 그 가능성이 있음을 보여주고 있어 sputtering의 응용 폭이 넓어질 것을 기대한다.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.10 no.2
• /
• pp.100-104
• /
• 2000

Diamond film was deposited on Si substrate by using microwave plasma-enhanced chemical vapor deposition (MPECVD) system. After thinning the cross section between diamond film and Si substrate by ion milling method, we investigated its interface via transmission electron microscopy We could observe that the diamond film was grown either directly on Si substrate or via the interlayer between diamond film and Si substrate. Thickness of the interlayer was varied along the cross section. The interlayer might mainly composed of Sic andlor amorphous carbon. We could observe the well-developed electron diffraction pattern of both Si and diamond around the interface. Based on this result, we can conjecture the initial growth behavior of diamond film on Si substrate.

• Korean Journal of Materials Research
• /
• v.14 no.2
• /
• pp.133-140
• /
• 2004

We carried out anodic aluminum oxide (AAO) on a Si and a sapphire substrate. For anodic oxidation of Al two types of specimens prepared were Al(0.5 $\mu\textrm{m}$)!Si and Al(0.5 $\mu\textrm{m}$)/Ti(0.1 $\mu\textrm{m}$)$SiO_2$(0.1 $\mu\textrm{m}$)/GaN(2 $\mu\textrm{m}$)/Sapphire. Surface morphology of Al film was analyzed depending on the deposition methods such as sputtering, thermal evaporation, and electron beam evaporation. Without conventional electron lithography, we obtained ordered nano-pattern of porous alumina by in- situ process. Electropolishing of Al layer was carried out to improve the surface morphology and evaluated. Two step anodizing was adopted for ordered regular array of AAO formation. The applied electric voltage was 40 V and oxalic acid was used as an electrolyte. The reference electrode was graphite. Through the optimization of process parameters such as electrolyte concentration, temperature, and process time, a regular array of AAO was formed on Si and sapphire substrate. In case of Si substrate the diameter of pore and distance between pores was 50 and 100 nm, respectively. In case of sapphire substrate, the diameter of pore and distance between pores was 40 and 80 nm, respectively

• Korean Journal of Materials Research
• /
• v.23 no.7
• /
• pp.379-384
• /
• 2013

In order to produce size-controllable Ag nanoparticles and a nanomesh-patterned Si substrate, we introduce a rapid thermal annealing(RTA) method and a metal assisted chemical etching(MCE) process. Ag nanoparticles were self-organized from a thin Ag film on a Si substrate through the RTA process. The mean diameter of the nanoparticles was modulated by changing the thickness of the Ag film. Furthermore, we controlled the surface energy of the Si substrate by changing the Ar or $H_2$ ambient gas during the RTA process, and the modified surface energy was evaluated through water contact angle test. A smaller mean diameter of Ag nanoparticles was obtained under $H_2$ gas at RTA, compared to that under Ar, from the same thickness of Ag thin film. This result was observed by SEM and summarized by statistical analysis. The mechanism of this result was determined by the surface energy change caused by the chemical reaction between the Si substrate and $H_2$. The change of the surface energy affected on uniformity in the MCE process using Ag nanoparticles as catalyst. The nanoparticles formed under ambient Ar, having high surface energy, randomly moved in the lateral direction on the substrate even though the etching solution consisting of 10 % HF and 0.12 % $H_2O_2$ was cooled down to $-20^{\circ}C$ to minimize thermal energy, which could act as the driving force of movement. On the other hand, the nanoparticles thermally treated under ambient $H_2$ had low surface energy as the surface of the Si substrate reacted with $H_2$. That's why the Ag nanoparticles could keep their pattern and vertically etch the Si substrate during MCE.

• Journal of the Korean Ceramic Society
• /
• v.47 no.6
• /
• pp.623-626
• /
• 2010

We synthesized ZnO nanowires patterned on Si substrate and investigated the field emission properties of the nanowires. Firstly, Au catalyst layers were fabricated on Si substrate by photo-lithography and lift-off process. The diameter of Au pattern was $50\;{\mu}m$ and the pattern was arrayed as $4{\times}4$. ZnO nanowires were grown on the Au catalyst pattern by the aid of Au liquid phase. The orientation of the ZnO nanowires was vertical on the whole. Sufficient brightness was obtained when the electric field was $5.4\;V/{\mu}m$ and the emission current was $5\;mA/cm^2$. The threshold electric field was $5.4\;V/{\mu}m$ in the $4{\times}4$ array of ZnO nanowires, which is quite lower than that of the nanowires grown on the flat Si substrate. The lower threshold electric field of the patterned ZnO nanowires could be attributed to their vertical orientation of the ZnO nanowires.

• Journal of information and communication convergence engineering
• /
• v.5 no.1
• /
• pp.42-44
• /
• 2007

The a-Si:H TFTs decreasing parasitic capacitance of source-drain is fabricated on glass. The structure of a-Si:H TFTs is inverted staggered. The gate electrode is formed by patterning with length of $8{\mu}m{\sim}16{\mu}m$ and width of $80{\sim}200{\mu}m$ after depositing with gate electrode (Cr) $1500{\AA}$ under coming 7059 glass substrate. We have fabricated a-SiN:H, conductor, etch-stopper and photoresistor on gate electrode in sequence, respectively. The thickness of these, thin films is formed with a-SiN:H ($2000{\mu}m$), a-Si:H($2000{\mu}m$) and $n^+a-Si:H$ ($500{\mu}m$). We have deposited $n^+a-Si:H$, NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-stopper pattern. The NPR layer by inverting pattern of upper gate electrode is patterned and the $n^+a-Si:H$ layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. The a-Si:H TFTs decreasing parasitic capacitance of source-drain show drain current of $8{\mu}A$ at 20 gate voltages, $I_{on}/I_{off}$ ratio of ${\sim}10^8$ and $V_{th}$ of 4 volts.

• Journal of the Microelectronics and Packaging Society
• /
• v.21 no.3
• /
• pp.67-71
• /
• 2014

An attempt to grow high quality GaN on silicon substrate using metal organic chemical vapor deposition (MOCVD), herein GaN epitaxial layers were grown on various Si(111) substrates. Thin Platinum layer was deposited on Si(111) substrate using sputtering, followed by thermal annealing to form Pt nano-clusters which act as masking layer during dry-etched with inductively coupled plasma-reactive ion etching to generate nano-patterned Si(111) substrate. In addition, micro-patterned Si(111) substrate with circle shape was also fabricated by using conventional photo-lithography technique. GaN epitaxial layers were subsequently grown on micro-, nano-patterned and conventional Si (111) substrate under identical growth conditions for comparison. The GaN layer grown on nano-patterned Si (111) substrate shows the lowest crack density with mirror-like surface morphology. The FWHM values of XRD rocking curve measured from symmetry (002) and asymmetry (102) planes are 576 arcsec and 828 arcsec, respectively. To corroborate an enhancement of the growth quality, the FWHM value achieved from the photoluminescence spectra also shows the lowest value (46.5 meV) as compare to other grown samples.