• Title/Summary/Keyword: flatband voltage shift

Search Result 23, Processing Time 0.023 seconds

A Study on Hydrogen Detection Characteristics of the Pt-MIS Capacitor Device (Pt-MIS 커패시터 소자의 수소가스 검지특성 연구)

  • Sung, Yung-Kwon;Yi, Seung-Hwan;Koh, Jung-Hyuk;Rhie, Dong-Hee
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.2
    • /
    • pp.69-75
    • /
    • 1999
  • The characteristics of $H_2$ gas detection have been investigated using the Pt-MIS capacitor composed of the LPCVD nitride on the oxide. The flat band voltage shift is measured as 0.1 V in 1,000 ppm $H_2$ gas ambient and to be independent of Pt catalyst thickness. It is found that the flatband voltage shift is proportional to the hydrogen concentrations. The response and recovery time of Pt-MIS capacitor are 5 mins and 25 mins respectively. The samples of 30nm thick Pt revealed much higher sensitivity than that of 150nm samples. The samples of 150nm Pt showed that the flatband voltage shift of the device is due to the formation of the dipole layer of the adsorbed hydrogen atoms at the Pt-insulator interface.

  • PDF

A Study on the Retention Characteristics with the Charge Injection Conditions in the Nonvolatile MNOS Memories (전하주입조건에 따른 비휘발성 MNOS 기억소자의 기억유지특성에 관한 연구)

  • Lee, Kyoung-Leun;Yi, Sang-Bae;Lee, Sang-Eun;Seo, Kwang-Yell
    • Proceedings of the KIEE Conference
    • /
    • 1993.07b
    • /
    • pp.1265-1267
    • /
    • 1993
  • The switching and the retention characteristics with the injection conditions(pulse height and pulse width) were investigated in the nonvolatile MNOS memories with thin oxide layer of $23{\AA}$ thick. The shift of flatband voltage was measured using the fast ramp C-V method and experimental results were analized using the previously developed models. It was shown that the experimental results were described quit well by the trap-assisted and modified Fowler-Nordheim tunneling models for the voltage pulse of $15V{\sim}19V,\;24V{\sim}25V$, respectively. However, the direct tunneling model was agreement with experimental values in all range of pulse height. As increasing the initial shift of the flatband voltage, the decay rate was increased. But for the same initial shift of the flatband voltage, the decay rate was smaller for low and long pulse than for high and short one.

  • PDF

코어-쉘 나노 입자를 포함한 고분자 나노복합체를 사용하여 제작한 비휘발성 메모리의 쉘에 의한 메모리 특성 변화

  • Lee, Min-Ho;Yun, Dong-Yeol;Jeong, Jae-Hun;Kim, Tae-Hwan;Yu, Ui-Deok;Kim, Sang-Uk
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.218-218
    • /
    • 2010
  • 유기물과 무기물이 결합한 유기물/무기물 나노복합체는 차세대 전자 소자 제작에 있어 저전력 및 높은 생산성으로 인해 유용한 소재로 각광받고 있다. 유기물/무기물 나노복합체에 사용되는 물질 중에서 코어-쉘 구조의 나노 입자를 사용한 나노복합체는 나노 입자의 쉘에 의한 메모리 특성의 변화로 인해 차세대 메모리 소자에 응용하려는 연구가 활발히 진행되고 있다. 그러나 코어-쉘 나노 입자가 분산되어 삽입된 고분자 박막 구조를 사용한 비휘발성 메모리의 쉘에 의한 메모리 특성 변화에 대한 연구는 비교적 미미하다. 본 연구에서는 CdTe-CdSe 나노 입자가 Poly(9-vinylcarbazol) (PVK) 박막에 분산된 구조를 기억층으로 사용하는 비휘발성 메모리 소자의 제작과 CdSe 쉘 층에 의한 메모리 특성의 변화에 대한 관찰을 수행하였다. 코어-쉘 나노입자에서 쉘의 역할을 알기 위하여 CdTe-CdSe 나노 입자와 CdTe 나노 입자를 각각 PVK에 톨루엔을 사용하여 녹여 나노 입자가 분산된 용액들을 제작하였다. 두 용액을 p-Si 기판 위에 스핀 코팅으로 도포한 후에 열을 가해 나노복합체를 형성하고 Al을 게이트 전극으로 증착한다. 제작된 두 가지 Al/CdTe-CdSe나노 입자+PVK/p-Si 소자와 Al/CdTe나노 입자+PVK/p-Si 소자는 정전용량-전압 (C-V) 측정 결과 히스테리시스 특성이 관찰되었다. CdTe-CdSe 나노 입자를 포함한 소자의 C-V 곡선의 flatband voltage shift는 0.5 V이고, CdTe 나노입자를 포함한 소자의 C-V 곡선의 flatband voltage shift는 1.1 V이다. CdTe-CdSe 나노 입자가 포함된 소자와 CdTe 나노 입자가 포함된 소자의 flatband voltage shift의 차이가 나타나는 원인에 대하여 에너지 밴드 대역도를 사용하여 설명하였다. 본 연구결과는 코어-쉘 나노 입자를 사용하는 비휘발성 메모리 소자에서 쉘에 의한 메모리 특성 변화에 대한 정보를 제공할 것이다.

  • PDF

Suppression of Boron Penetration into Gate Oxide using Amorphous Si on $p^+$ Si Gated Structure (비정질 실리론 게이트 구조를 이용한 게이트 산화막내의 붕소이온 침투 억제에 관한 연구)

  • Lee, U-Jin;Kim, Jeong-Tae;Go, Cheol-Gi;Cheon, Hui-Gon;O, Gye-Hwan
    • Korean Journal of Materials Research
    • /
    • v.1 no.3
    • /
    • pp.125-131
    • /
    • 1991
  • Boron penetration phenomenon of $p^{+}$ silicon gate with as-deposited amorphous or polycrystalline Si upon high temperature annealing was investigated using high frequency C-V (Capacitance-Volt-age) analysis, CCST(Constant Current Stress Test), TEM(Transmission Electron Microscopy) and SIMS(Secondary Ion Mass Spectroscopy), C-V analysis showed that an as-deposited amorphous Si gate resulted in smaller positive shifts in flatband voltage compared wish a polycrystalline Si gate, thus giving 60-80 percent higher charge-to-breakdown of gate oxides. The reduced boron penetration of amorphous Si gate may be attributed to the fewer grain boundaries available for boron diffusion into the gate oxide and the shallower projected range of $BF_2$ implantation. The relation between electron trapping rate and flatband voltage shift was also discussed.

  • PDF

Properties of $SiO_2$ film oxidized in $N_2O$ gas ($N_2O$ 가스에서 열산화한 $SiO_2$ 막의 특성)

  • Kim, Dong-Seok;Choi, Hyun-Sik;Seo, Yong-Jin;Kim, Tae-Hyung;Kim, Chang-Il;Chang, Eui-Goo
    • Proceedings of the KIEE Conference
    • /
    • 1992.07b
    • /
    • pp.829-831
    • /
    • 1992
  • Ultrathin metal-oxide-semiconductor(MOS) gate dielectrics have been fabricated by conventional thermal oxidation in $N_2O$ ambient. Compared to oxides grown in $O_2$, $N_2O$ oxides exhibit significantly low flatband voltage and small shift in flatband voltage. $N_2O$ oxidation induces a slight decrease in mobile ionic charge density($N_m$), fixed charge density($N_f$) and surface state charge density($N_{ss}$). This study establishes that $N_2O$ oxides may have a great impact on future MOS ULSI technology in which ultrathin gate dielectrics are required.

  • PDF

A Study on Carrier Injection and Trapping by the High Field for MAS (Al-Al2O3-Si(n)) Structure ($Al-Al_2O_3-Si$(N형)의 MAS 구조에 있어서 고전계에 의한 Carrier 주인과 트?에 관한 연구)

  • 이영희;박성희
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.35 no.10
    • /
    • pp.465-472
    • /
    • 1986
  • The present study was carried out to investigate the mechanism which control the voltage instability and the breakdown of CVD Al2O3 on Si substrates. Our sample were metal-Al2O3-Oi Capacitors with both Al and Au field plates. Electron injection and trapping, with resultant positive flatband voltage shift, occur at fields as low as 1-2[MV/cm.] We developed an approximate method for computing the location of the centroid of the trapped electrons. Our results indicate that the electrons are trapped near the injecting interface, at least for fields less than about 5[MV/cm ] Because of continued charging, a true steady state is probably never reached, and the only unique I-V curve is the one obtained initially, when the traps are empty. We measured this I-V curve for both polarities of applied voltage, using a fresh sample for each point. The observed current densities are much larger than those obtained in thermally grawn SiO2.

  • PDF

Study on the Trap Parameters according to the Nitridation Conditions of the Oxide Films (산화막의 질화 조건에 따른 트랩 파라미터에 관한 연구)

  • Yoon, Woon-Ha;Kang, Seong-Jun;Joung, Yang-Hee
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.11 no.5
    • /
    • pp.473-478
    • /
    • 2016
  • In this paper, the MIS(: Metal-Insulator-Semiconductor) Capacitor with the nitrided-oxide by RTP are fabricated to investigate the carrier trap parameters due to avalanche electron injection. Two times turn-around phenomenon of the flatband voltage shift generated by the avalanche injection are observed. This shows that electron trapping occurs in the oxide film at the first stage. As the electron injection increases, the first turn-around occures due to a positive charge in the oxide layer. After further injection, the curves turns around once again by electron captured. Based on the experimental results, the carrier trapping model for system having multi-traps is proposed and is fitting with experimental data in order to determine trap parameter of nitrided-oxide.

Investigation on the Memory Traps in the Scaled MONOS Nonvolatile Semoconductor Memory Devices (Scaled MONOS 비휘발성 반도체 기억소자의 기억트랩 조사)

  • 이상은;김선주;이상배;서광열
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1994.11a
    • /
    • pp.46-49
    • /
    • 1994
  • In this paper we investigate the characteristics of switching and memory traps in sealed MONOS nonvolatile memory devices with different nitride thicknesses. We have demonttrated flatband voltage shift of 1V with 5V programming voltage. By fitting the experimental observations with theoretical calculations, trap density and capture cross section of memory trap at the nitride-blocking oxide interface are estimated to be 1.0${\times}$10$\^$13/ cm$\^$-2/ and 8.0${\times}$10$\^$14/ cm$\^$-2/

C-V Characteristics of The MOS Devices by Using different Gate Metals (게이트 금속 변화에 의한 MOS 소자의 C-V 특성)

  • 최현식;서용진;유석빈;장의구
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1988.10a
    • /
    • pp.95-97
    • /
    • 1988
  • The instability of MOS devices is mainly caused by the oxide charges, and as the need to develop the gate metal grows researches for various new metal gate have been performed, and in these researches, the difference work function existing between the metal and the semiconductor should be considered. Here int his paper, the device is made by the sputtering and the LPCVD method using pure Al, compound metal. poly-si, as a gate metal, the result of the research was shown that the work function difference from using different gate metals effects on the flatband voltage shift. This means we can infer that the threshold voltage adjustment is possible by using different gate metals and this whole mechanism makes the devices behavior more stable.

  • PDF

Characterization of low-k dielectric SiOCH film deposited by PECVD for interlayer dielectric (PEDCVD로 증착된 ILD용 저유전 상수 SiOCH 필름의 특성)

  • Choi, Yong-Ho;Kim, Jee-Gyun;Lee, Heon-Yong
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.11a
    • /
    • pp.144-147
    • /
    • 2003
  • Cu+ ions drift diffusion in formal oxide film and SiOCH film for interlayer dielectric is evaluated. The diffusion is investigated by measuring shift in the flatband voltage of capacitance/voltage measurements on Cu gate capacitors after bias temperature stressing. At a field of 0.2MV/cm and temperature $200^{\circ}C,\;300^{\circ}C,\;400^{\circ}C,\;500^{\circ}C$ for 10min, 30min, 60min. The Cu+ ions drift rate of $SiOCH(k=2.85{\pm}0.03)$ film is considerable lower than termal oxide. As a result of the experiment, SiOCH film is higher than Thermal oxide film for Cu+ drift diffusion resistance. The important conclusion is that SiOCH film will solve a causing reliability problems aganist Cu+ drift diffuion in dielectric materials.

  • PDF