• Title/Summary/Keyword: multi SHA

Search Result 13, Processing Time 0.033 seconds

A Design of Pipelined Analog-to-Digital Converter with Multi SHA Structure (Multi SHA 구조의 파이프라인 아날로그-디지털 변환기 설계)

  • Lee, Seung-Woo;Ra, Yoo-Chan;Shin, Hong-Kyu
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.2A
    • /
    • pp.114-121
    • /
    • 2005
  • In this paper, Pipelined A/D converter with multi SHA structure is proposed for high speed operation. The proposed structure incorporates a multi SHA block that consists of multiple SHAs of identical characteristics in parallel to improve the conversion speed. The designed multi SHA is operated by non-overlapping clocks and the sampling speed can be improved by increasing the number of multiplexed SHAs. Pipelined A/D converter, applying the proposed structure, is designed to satisfy requirement of analog front-end of VDSL modem. The measured INL and DNL of designed A/D converter are $0.52LSB{\sim}-0.50LSB\;and\;0.80LSB{\sim}-0.76LSB$, respectively. It satisfies the design specifications for VDSL modems. The simulated SNR is about 66dB which corresponds to a 10.7 bit resolution. The power consumption is 24.32mW.

A Design of ADC with Multi SHA Structure which for High Data Communication (고속 데이터 통신을 위한 다중Multi SHA구조를 갖는 ADC설계)

  • Kim, Sun-Youb
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.9
    • /
    • pp.1709-1716
    • /
    • 2007
  • In this paper, ADC with multi SHA structure is proposed for high speed operation. The proposed structure incorporates a multi SHA block that consists of multiple SHAs of identical characteristics in parallel to improve the conversion speed. The designed multi SHA is operated by non-overlapping clocks and the sampling speed can be improved by increasing the number of multiplexed SHAs. Pipelined A/D converter, applying the proposed structure, is designed to satisfy requirement of analog front-end of VDSL modem. The measured INL and DNL of designed A/D converter are $0.52LSB{\sim}-0.50LSB$ and $0.80LSB{\sim}-0.76LSB$, respectively. It satisfies the design specifications for VDSL modems. The simulated SNR is about 66dB which corresponds to a 10.7 bit resolution. The power consumption is 24.32mW.

Induction of Multi Shoots and Plant Regeneration From Protoplasts of Alfalfa(Medicago sativa L.) (알팔파(Medicago sativa L.)의 원형질체로부터 다경 유도와 식물체의 구분화)

  • 김동명
    • Journal of Plant Biology
    • /
    • v.32 no.4
    • /
    • pp.313-322
    • /
    • 1989
  • A system was established for induction of multi-shoots and plant regeneration from mesophyll protoplasts of alfalfa, Medicago sativa L. cv. Vernal. Different hormonal effects were tested at each step of protoplast culture, i.e. cell division in modified Kao's liquid medium (K566-7). calli formation on SH semi solid medium, and multi-shoot regeneration from calli on SHa and SHb solid media. Frequency of multi-shoots and plant regeneration was affected by various combinations of phytohormones in final step. The evaluation of multi-shoots induction systems via protoplast culture was discused.

  • PDF

Joint Relay Selection and Resource Allocation for Delay-Sensitive Traffic in Multi-Hop Relay Networks

  • Sha, Yan;Hu, Jufeng;Hao, Shuang;Wang, Dan
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.16 no.9
    • /
    • pp.3008-3028
    • /
    • 2022
  • In this paper, we investigate traffic scheduling for a delay-sensitive multi-hop relay network, and aim to minimize the priority-based end-to-end delay of different data packet via joint relay selection, subcarrier assignment, and power allocation. We first derive the priority-based end-to-end delay based on queueing theory, and then propose a two-step method to decompose the original optimization problem into two sub-problems. For the joint subcarrier assignment and power control problem, we utilize an efficient particle swarm optimization method to solve it. For the relay selection problem, we prove its convexity and use the standard Lagrange method to deal with it. The joint relay selection, subcarriers assignment and transmission power allocation problem for each hop can also be solved by an exhaustive search over a finite set defined by the relay sensor set and available subcarrier set. Simulation results show that both the proposed routing scheme and the resource allocation scheme can reduce the average end-to-end delay.

Design of the flexible switching controller for small PWR core power control with the multi-model

  • Zeng, Wenjie;Jiang, Qingfeng;Du, Shangmian;Hui, Tianyu;Liu, Yinuo;Li, Sha
    • Nuclear Engineering and Technology
    • /
    • v.53 no.3
    • /
    • pp.851-859
    • /
    • 2021
  • Small PWR can be used for power generation and heating. Considering that small PWR has the characteristics of flexible operating conditions and complex operating environment, the controller designed based on single power level is difficult to achieve the ideal control of small PWR in the whole range of core power range. To solve this problem, a flexible switching controller based on fuzzy controller and LQG/LTR controller is designed. Firstly, a core fuzzy multi-model suitable for full power range is established. Then, T-S fuzzy rules are designed to realize the flexible switching between fuzzy controller and LQG/LTR controller. Finally, based on the core power feedback principle, the core flexible switching control system of small PWR is established and simulated. The results show that the flexible switching controller can effectively control the core power of small PWR and the control effect has the advantages of both fuzzy controller and LQG/LTR controller.

An 8-bit 40 Ms/s Folding A/D Converter for Set-top box (Set-top box용 an 8-bit 40MS/s Folding A/D Converter의 설계)

  • Jang, Jin-Hyuk;Lee, Ju-Sang;Yu, Sang-Dae
    • Proceedings of the KIEE Conference
    • /
    • 2004.11c
    • /
    • pp.626-628
    • /
    • 2004
  • This paper describes an 8-bit CMOS folding A/D converter for set-top box. Modular low-power, high-speed CMOS A/D converter for embedded systems aims at design techniques for low-power, high-speed A/D converter processed by the standard CMOS technology. The time-interleaved A/D converter or flash A/D converter are not suitable for the low-power applications. The two-step or multi-step flash A/D converters need a high-speed SHA, which represents a tough task in high-speed analog circuit design. On the other hand, the folding A/D converter is suitable for the low-power, high-speed applications(Embedded system). The simulation results illustrate a conversion rate of 40MSamples/s and a Power dissipation of 80mW(only analog block) at 2.5V supply voltage.

  • PDF

Design of Efficient Hacking Prevention Systems Using a Smart Card (스마트카드 기반의 효율적인 해킹 방지 시스템 설계)

  • 황선태;박종선
    • Journal of Information Technology Applications and Management
    • /
    • v.11 no.2
    • /
    • pp.179-190
    • /
    • 2004
  • This paper describes the design of hacking prevention systems using a smart card. It consists of two parts, i.e., PC authentication and Keyboard-buffer hacking prevention. PC authentication function is a procedure to handle the access control to the target PC. The card's serial number is used for PIN(Personal Identification Number) and is converted into hash-code by SHA-1 hash-function to verify the valid users. The Keyboard-buffer hacking prevention function converts the scan codes into the encoded forms using RSA algorithm on the Java Card, and puts them into the keyboard-buffer to protect from illegal hacking. The encoded information in the buffer is again decoded by the RSA algorithm and displayed on the screen. in this paper, we use RSA_PKCS#1 algorithm for encoding and decoding. The reason using RSA technique instead of DES or Triple-DES is for the expansion to multi-functions in the future on PKI. Moreover, in the ubiquitous computing environment, this smart card security system can be used to protect the private information from the illegal attack in any computing device anywhere. Therefore, our security system can protect PC user's information more efficiently and guarantee a legal PC access authority against any illegal attack in a very convenient way.

  • PDF

Robust Secure Transmit Design with Artificial Noise in the Presence of Multiple Eavesdroppers

  • Liu, Xiaochen;Gao, Yuanyuan;Sha, Nan;Zang, Guozhen;Wang, Shijie
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.15 no.6
    • /
    • pp.2204-2224
    • /
    • 2021
  • This paper studies secure wireless transmission from a multi-antenna transmitter to a single-antenna intended receiver overheard by multiple eavesdroppers with considering the imperfect channel state information (CSI) of wiretap channel. To enhance security of communication link, the artificial noise (AN) is generated at transmitter. We first design the robust joint optimal beamforming of secret signal and AN to minimize transmit power with constraints of security quality of service (QoS), i.e., minimum allowable signal-to-interference-and-noise ratio (SINR) at receiver and maximum tolerable SINR at eavesdroppers. The formulated design problem is shown to be nonconvex and we transfer it into linear matrix inequalities (LMIs). The semidefinite relaxation (SDR) technique is used and the approximated method is proved to solve the original problem exactly. To verify the robustness and tightness of proposed beamforming, we also provide a method to calculate the worst-case SINR at eavesdroppers for a designed transmit scheme using semidefinite programming (SDP). Additionally, the secrecy rate maximization is explored for fixed total transmit power. To tackle the nonconvexity of original formulation, we develop an iterative approach employing sequential parametric convex approximation (SPCA). The simulation results illustrate that the proposed robust transmit schemes can effectively improve the transmit performance.

Implementation and benchmarking of the local weight window generation function for OpenMC

  • Hu, Yuan;Yan, Sha;Qiu, Yuefeng
    • Nuclear Engineering and Technology
    • /
    • v.54 no.10
    • /
    • pp.3803-3810
    • /
    • 2022
  • OpenMC is a community-driven open-source Monte Carlo neutron and photon transport simulation code. The Weight Window Mesh (WWM) function and an automatic Global Variance Reduction (GVR) method was recently developed and implemented in a developmental branch of OpenMC. This WWM function and GVR method broaden OpenMC's usage in general purposes deep penetration shielding calculations. However, the Local Variance Reduction (LVR) method, which suits the source-detector problem, is still missing in OpenMC. In this work, the Weight Window Generator (WWG) function has been developed and benchmarked for the same branch. This WWG function allows OpenMC to generate the WWM for the source-detector problem on its own. Single-material cases with varying shielding and sources were used to benchmark the WWG function and investigate how to set up the particle histories utilized in WWG-run and WWM-run. Results show that there is a maximum improvement of WWM generated by WWG. Based on the above results, instructions on determining the particle histories utilized in WWG-run and WWM-run for optimal computation efficiency are given and tested with a few multi-material cases. These benchmarks demonstrate the ability of the OpenMC WWG function and the above instructions for the source-detector problem. This developmental branch will be released and merged into the main distribution in the future.

A Clustering File Backup Server Using Multi-level De-duplication (다단계 중복 제거 기법을 이용한 클러스터 기반 파일 백업 서버)

  • Ko, Young-Woong;Jung, Ho-Min;Kim, Jin
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.14 no.7
    • /
    • pp.657-668
    • /
    • 2008
  • Traditional off-the-shelf file server has several potential drawbacks to store data blocks. A first drawback is a lack of practical de-duplication consideration for storing data blocks, which leads to worse storage capacity waste. Second drawback is the requirement for high performance computer system for processing large data blocks. To address these problems, this paper proposes a clustering backup system that exploits file fingerprinting mechanism for block-level de-duplication. Our approach differs from the traditional file server systems in two ways. First, we avoid the data redundancy by multi-level file fingerprints technology which enables us to use storage capacity efficiently. Second, we applied a cluster technology to I/O subsystem, which effectively reduces data I/O time and network bandwidth usage. Experimental results show that the requirement for storage capacity and the I/O performance is noticeably improved.