• 전기의세계
• /
• v.20 no.2
• /
• pp.9-14
• /
• 1971

N type single crystal CdTe is grown by doping Gallium as 0.01 percent, by using zone melting method. And also p type CdTe is grown by doping Ag, Sb, and Te as 0.01%. Resistivity and Concentration of the n.p type single crystal are measured. And then Li ions are implanted on the n type CdTe by high voltage accellerator with different amount of impurity. Indium is evaporated on the p type in high vacuum condition. These sample are heated so as to make P-N Junction in Argon gas flow. Electrical properties for solar cell are investigated. Photovoltage and current are found to be varyed according to following factor: 1) amount of impurity 2) diffusion thickness 3) temperature and time for making P-N junction. Efficiency of the P-N Junction evaporated Indium is 6.5 when it is heated at 380.deg. C for 15 minutie.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.55 no.2
• /
• pp.72-75
• /
• 2006

A CMOS compatible Super Junction LDMOS (SJ-LDMOS) structure, which reduces substrate-assisted depletion effects, is reported. The proposed structure uses a N-buffer layer between the pillars and P-substrate to achieve global charge balance between the pillars, the N-buffer layer and the P-substrate. The new structure features high breakdown voltage, low on-resistance, and reduced sensitivity to doping imbalance in the pillars.

• Proceedings of the Korean Society Of Semiconductor Equipment Technology
• /
• 2007.06a
• /
• pp.179-182
• /
• 2007

Polycrystaline (poly) 3C-SiC thin film on n-type and p-type Si were deposited by APCVD using HMDS, $H_2$, and Ar gas at $1180^{\circ}C$ for 3 hour. And then the schottky diode with Au/poly 3C-Sic/Si(n-type) structure was fabricated. Its threshold voltage ($V_d$), breakdown voltage, thickness of depletion layer, and doping concentration ($N_D$) value were measured as 0.84 V, over 140 V, 61nm, and $2.7{\times}10^{19}\;cm^3$, respectively. The p-n junction diode fabricated by poly 3C-SiC was obtained like characteristics of single 3C-SiC p-n junction diode. Therefore, its poly 3C-SiC thin films are suitable MEMS applications in conjuction with Si fabrication technology.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.348-349
• /
• 2007

This paper describes the electrical characteristics of polycrystalline (poly) 3C-SiC thin film diodes, in which poly 3C-SiC thin films on n-type and p-type Si wafers, respectively, were deposited by APCVD using HMDS, Hz, and Ar gas at $1180^{\circ}C$ for 3 hr. The schottky diode with Au/poly 3C-SiC/Si(n-type) structure was fabricated. Its threshold voltage ($V_d$), breakdown voltage, thickness of depletion layer, and doping concentration ($N_D$) values were measured as 0.84 V, over 140 V, 61nm, and $2.7\;{\times}\;10^{19}\;cm^3$, respectively. The p-n junction diodes fabricated on the poly 3C-SiC/Si(p-type) were obtained like characteristics of single 3C-SiC p-n junction diodes. Therefore, poly 3C-SiC thin film diodes will be suitable microsensors in conjunction with Si fabrication technology.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.06a
• /
• pp.195-196
• /
• 2009

This paper describes the fabrication and characteristics of polycrystalline 3C-SiC thin film diodes for extreme environment applications, in which the this thin film was deposited onto oxidized Si wafers by APCVD using HMDS In this work, the optimized growth temperature and HMDS flow rate were $1,100^{\circ}C$ and 8sccm, respectively. A Schottky diode with a Au, Al/poly 3C-SiC/$SiO_2$/Si(n-type) structure was fabricated and its threshold voltage ($V_d$), breakdown voltage, thickness of depletion layer, and doping concentration ($N_D$) values were measured as 0.84V, over 140V, 61nm, and $2.7{\times}10^{19}cm^2$, respectively. To produce good ohmic contact, Al/3C-SiC were annealed at 300, 400, and $500^{\circ}C$ for 30min under a vacuum of $5.0{\times}10^{-6}$Torr. The obtained p-n junction diode fabricated by poly 3C-SiC had similar characteristics to a single 3C-SiC p-n junction diode.

• Journal of Sensor Science and Technology
• /
• v.16 no.4
• /
• pp.259-262
• /
• 2007

This paper describes the electrical characteristics of polycrystalline (poly) 3C-SiC thin film diodes, in which poly 3C-SiC thin films on n-type and p-type Si wafers, respectively, were deposited by APCVD using HMDS, $H_{2}$, and Ar gas at $1150^{\circ}C$ for 3 hr. The schottky diode with Au/poly 3C-SiC/Si (n-type) structure was fabricated. Its threshold voltage ($V_{bi}$), breakdown voltage, thickness of depletion layer, and doping concentration ($N_{D}$) value were measured as 0.84 V, over 140 V, 61 nm, and $2.7{\times}10^{19}cm^{-3}$, respectively. Moreover, for the good ohmic contact, Al/poly 3C-SiC/Si (n-type) structure was annealed at 300, 400, and $500^{\circ}C$, respectively for 30 min under the vacuum condition of $5.0{\times}10^{-6}$ Torr. Finally, the p-n junction diodes fabricated on the poly 3C-Si/Si (p-type) were obtained like characteristics of single 3CSiC p-n junction diode. Therefore, poly 3C-SiC thin film diodes will be suitable for microsensors in conjunction with Si fabrication technology.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.20 no.1
• /
• pp.22-26
• /
• 1983

P+N and P+NN+ solar cells with the area of 3.36 $\textrm{cm}^2$ were fabricated by thermal diffusion. Under the light intensity of 100 mW/$\textrm{cm}^2$, total area(active area) conversion efficiency was 13.4%(14.7%) for P+N cell fabricated by 15 min boron predeposition at 94$0^{\circ}C$ and 20 min annealing at 80$0^{\circ}C$, and 14.3%(15.6%) for P+NN+ cell processed by 15 min boron predeposition at 94$0^{\circ}C$ and 50 min annealing at 80$0^{\circ}C$ after 20 min back phosphorus diffusion at 1,05$0^{\circ}C$. The minority carrier lifetime in bulk of P+NN+ cells was increased about 2~3 times comparing with P+N cells because of guttering and BSF effect due to back phosphorus doping. The methods used for efficiency improvement were AR coating, Ag electroplating, back doping and fine grid pattern as well as the control of front doping profile.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2010.06a
• /
• pp.244-244
• /
• 2010

Doping process of crystalline silicon solar cell process is very important which is as influential on efficiency of solar. Doping process consists of pre -deposition and diffusion. Each of these processes is important in the process temperature and process time. Through these process conditions variable, p-n junction depth can be controled to low and high. In this paper, we studied a optimized doping pre-deposition temperature for high solar cell efficiency. Using a $200{\mu}m$ thickness multi-crystalline silicon wafer, fixed conditions are texture condition, sheet resistance($50\;{\Omega}/sq$), ARC thickness(80nm), metal formation condition and edge isolation condition. The three variable conditions of pre-deposition temperature are $790^{\circ}C$, $805^{\circ}C$ and $820^{\circ}C$. In the $790^{\circ}C$ pre-deposition temperature, we achieved a best solar cell efficiency of 16.2%. Through this experiment result, we find a high efficiency condition in a low pre-deposition temperature than the high pre-deposition temperature. We optimized a pre-deposition temperature for high solar cell efficiency.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.30A no.6
• /
• pp.38-48
• /
• 1993

A recessed n-p Juction diode with the self-aligned sturcture is proposed and fabricated by using the polysilicon as an n$^{+}$ diffusion source. The diode structure can be applicable to the emitter-base formation of high performance bipolar divice and the n$^{+}$ polysilicone mitter has an important effect on the device characteristics. The considered parameters for the polysilicon formation are the deposition condition. As$^{+}$ dose for the doping of the polysilicon and the annealing condition using RTP system. The vertical depth profiles of the fabricated diode are obtained by SIMS and the electrical characteristics are analyzed in terms of the ideality factor of diode (n), contact resistance and reverse leakage current. In addition, n$^{+}$-p junction diodes are formed by using the amorphous silicon (of combination of amorphous and polysiliocn) instead of polysilicon and their characteristics are compared with those of the standard sample. The As$^{+}$ dose for the formation of good junction is about 1~2${\times}10^{16}cm^{2}$ at given RTA conditions (1100.deg. C, 10sec).

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1994.05a
• /
• pp.152-153
• /
• 1994

A recessed $n^{+}$-p junction diode with the serf-aligned structure is proposed and fabricated by using the polysilicon as an $n^{+}$ diffusion source. The diode structure can be applicable to the emitter-base formation of high performance bipolar device and the $n^{+}$ polysilicon emitter has an important effect on the device characteristics. The considered parameters for the polysilicon formation are the deposition condition $As^{+}$ dose for the doping of the polysilicon, and the annealing using RTP system. The vertical depth profiles of the fabricated diode are obtained by SIMS. The eleotrical characteristics are analyzed in trims of the ideality factor of diode (n), contact resistance arid reverse leakage current. The $As_{+}$ dose for the formation of good junction is current. The $As^{+}$ dose for the formation of goodjunctions is about 1∼2${\times}$$10^{16}$$cm^{-2}$ at given RTA condition ($1100^{\circ}C$, 10 sec). The $n^{+}$-p structure is successfully applied to the self-aligned bipolar device adopting a single polysilicon technology.