대한전자공학회:학술대회논문집 (Proceedings of the IEEK Conference)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

간단한 구조의 폴딩 EPR4 비터비 검출기

A Reduced Complexity Folding EPR4 Viterbi Detector

  • 이천수 (고려대학교 대학원 전자공학과 ASIC 연구실) ;
  • 기훈재김수원 (고려대학교 대학원 전자공학과 ASIC 연구실)
  • 발행 : 1998.10.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

The full Viterbi detector for EPRML read channel system needs large area due to complex computation. There are several conventional methods to reduce the complexity such as GVA(Generalized Viterbi Algorithm) and BMS(Branch Metric Shift). This paper proposes another method, FVD(Folding Viterbi Detector), that has state transition diagram folded with inverted states. Compared with GVA detector, FVD requires only 61% gates and has lower power consumption and better BER performance.

키워드