대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

고속 FFT 연산을 위한 새로운 DSP 명령어 및 하드웨어 구조 설계

Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT

  • 발행 : 2002.11.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 고속의 FFT 연산을 위한 DSP(Digital Signal Processor) 명령어와 그 하드웨어 구조를 제안한다. 제안된 명령어는 MAC 연산에 의존하는 기존의 DSP 칩과는 다른 새로운 연산 과정을 수행한다. 본 논문은 새로운 명령어의 원활한 수행을 위한 데이터 연산 유닛(Data Processing Unit : DPU)의 하드웨어 구조를 제안한다. 제안된 명령어 및 하드웨어 구조는 기존의 DSP 칩과 비교하여 FFT 연산 속도가 2배 향상되었다. 제안된 구조는 Verilog HDL을 사용하여 설계되었으며 0.35 ${\mu}m$ 표준 셀 라이브러리를 사용하여 수행되었다. 분석 결과 최대 동작 주파수는 약 144.5 MHz이다.

This paper presents new DSP (Digital Signal Processor) instructions and their hardware architecture for high-speed FFT. the instructions perform new operation flows, which are different from the MAC (Multiply and Accumulate) operation on which existing DSP chips heavily depend. The proposed DPU (Data Processing Unit) supporting the instructions shows two times faster than existing DSP chips for FFT. The architecture has been modeled by the Verilog HDL and logic synthesis has been performed using the 0.35 ${\mu}m$ standard cell library. The maximum operating clock frequency is about 144.5 MHz.

키워드

참고문헌

  1. J. Glossner, J. Moreno, M. Moudgill, J. Derby, E. Hokenek, D. Meltzer, U. Shvadron, and M. Ware, 'Trends in compilable DSP Architecture,' in Proc. Workshop on SiGNAL Processing Systems (SiPS), 2000, pp, 181-199 https://doi.org/10.1109/SIPS.2000.886716
  2. VDSL Alliance, VDSL Alliance Draft Standard Proposal, April 1999
  3. J. G. Cousin, M. Denoual, D. Saille, and O. Sentieys, 'Fast ASIP synthesis and power estimation for DSP application,' in Proc. Workshop on SiGNAL Processing Systems (SiPS), 2000, pp. 591-600 https://doi.org/10.1109/SIPS.2000.886757
  4. B. R. Wiese and J. S. Chow, 'Programmable implementations of xDSL transceiver ？systems,' IEEE Commun. Mag., pp. 114-119, May 2000 https://doi.org/10.1109/35.841834
  5. 이 재성, 선우 명훈, 'DSP를 이용한 VDSL 모뎀용 FFT 구현 및 하드웨어 플랫폼 설계,' 한국통신학회 추계종합학술대회 논문집, 2000년 11월, pp. 1303-1306
  6. J. S. Lee, Y. S. Jeon, and M. H. Sunwoo, 'Design of new DSP instructions and their hardware architecture for high-speed FFT,' in Proc IEEE Workshop on SiGNAL Processing Systems (SiPS), 2001, pp. 80-91 https://doi.org/10.1109/SIPS.2001.957333
  7. 선우 명훈, 이 재성, '프로그래머블 프로세서에서 고속 FFT 연산을 위한 FFT 연산 방법 및 그 연산을 실행하기 위한 FFT 연산 회로,' 출원 번호 제 10-2001-0043713호, 2001년 7월
  8. Philips Semiconductors Inc., Philips Semiconductors R.E.A.L. DSP core for low-cost low-power telecommunication and Consumer Applications. Technical Backgrounder From Philips Semiconductors[Online], sep 1998
  9. Lucent Technologies Inc., DSP16210 Digital Signal Processor Data Sheet, Allentown, PA, 2000
  10. Texas Instruments Inc., TMS320C62xx User's Manual, Dallas, TX, 1997
  11. Berkeley Design Technology Inc. (1996) Evaluating DSP processor performance. White Papers[Onlinel]. Available: http://www.bdti.com
  12. Analog Devices Inc., ADSP-2106x SHARC DSP Microcomputer Family Data Sheet, Norwood, MA, 2000
  13. Motorola Semiconductors Inc., SC140 DSP Core Reference Manual, Denver, CO, 2000
  14. O. B. Sheva, W. Gideon, and B. Eran. (1999) Multiple and parallel execution units in digital signal processors. Smartcores Articles[Online]. Available: http://www.dspg.com
  15. Infineon Technologies Inc., CARMEL DSP Core Data Sheet, 1999
  16. Soohwan Ong and M. H. Sunwoo, 'A fixed-point DSP(MDSP) chip for portable multimedia,' IEICE Trans. Fundamentals of Electronics. Communications and Computer Sciences, Vol. E82-A pp. 939-944. June 1999
  17. Soohwan Ong, Myung H. Sunwoo, and Manpyo Hong, 'A fixed-point multimedia DSP chip for portable multimedia services,' in Proc. IEEE Workshop on Signal Processing Systems Design and Implementation, Oct. 1998, pp. 94-102 https://doi.org/10.1109/SIPS.1998.715772
  18. A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989
  19. P. Pirsch, Architectures for Digital Signal Processing. New York, NY: Wiley, 1998
  20. A. Wenzler and E. Luder, 'New structures for complex multipliers and their noise analysis,' in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1995, pp. 1432-1435 https://doi.org/10.1109/ISCAS.1995.521402