Hardware-Software Implementation of MPEG-4 Video Codec

  • Received : 2002.10.01
  • Published : 2003.12.31

Abstract

This paper presents an MPEG-4 video codec, called MoVa, for video coding applications that adopts 3G-324M. We designed MoVa to be optimal by embedding a cost-effective ARM7TDMI core and partitioning it into hardwired blocks and firmware blocks to provide a reasonable tradeoff between computational requirements, power consumption, and programmability. Typical hardwired blocks are motion estimation and motion compensation, discrete cosine transform and quantization, and variable length coding and decoding, while intra refresh, rate control, error resilience, error concealment, etc. are implemented by software. MoVa has a pipeline structure and its operation is performed in four stages at encoding and in three stages at decoding. It meets the requirements of MPEG-4 SP@L2 and can perform either 30 frames/s (fps) of QCIF or SQCIF, or 7.5 fps (in codec mode) to 15 fps (in encode/decode mode) of CIF at a maximum clock rate of 27 MHz for 128 kbps or 144 kbps. MoVa can be applied to many video systems requiring a high bit rate and various video formats, such as videophone, videoconferencing, surveillance, news, and entertainment.

Keywords

References

  1. ETRI J. v.24 no.6 A Serial Input/Output Circuit with 8 bit and 16 bit Selection Modes Yang, Yil-Suk(et al.)
  2. ETRI J. v.24 no.5 A Novel Process for Fabricating a High Density Trench MOSFETs for DC-DC Converters Kim, Jong-Dae(et al.)
  3. ICCE 2001 Multimedia ASIP SoC Codesign Based on Multicriteria Optimization Jeng, J.H.(et al.)
  4. ETRI J. v.25 no.1 Noise Whitening-Based Pitch Detection for Speech Highly Corrupted by Colored Noise Byun, Kyung-Jin(et al.)
  5. Advanced Microcontroller Bus Architecture (AMBA) Specification, Doc. Num.: ARM IHI 0001D ARM
  6. IEEE Trans. Circuits Syst. Video Technol. v.7 The MPEG-4 video standard verification model Sjkora, T.
  7. MPEG-4 Video Verification Model, MPEG96/N1380 MPEG Video Group
  8. IEEE Workshop Signal Processing Syst., SIPS 99 Real-Time Software Video Codec with a Fast Adaptive Motion Vector Search Tatsuji Moriyoshi(et al.)
  9. Proc. of 2001 Int'l Symp. Intelligent Multimedia, Video and Speech Processing Real Time Implementation of MPEG-4 Video Decoder on ARM7TDMI Ramkishor, K.;Gunashree, V.
  10. Example AMBA System Technical Reference Manual Micropack v.1.3, Doc. Num.: ARM DDI 0138A ARM
  11. IEEE Workshop Signal Processing Syst., SIPS 98 The MPEG-4 Video Coding Standard-a VLSI Point of View Kneip, J.(et al.)
  12. PCF8584 I2C-bus Controller Data Sheet Philips
  13. IEEE Commun. Mag. Error-Resilient Video Coding in the ISO MPEG-4 Standard Talluri, R.
  14. ISO/IEC FDIS 14496-2, MPEG-4 Visual
  15. IEEK 2001 SOC Design Conf. v.1 A Low Power Mixed Mode Motion Estimation for Data Compression Park, S.M.(et al.)
  16. ARM Processor family
  17. Writing Efficient C for ARM, Doc. Num.: ARM DAI 0034A ARM
  18. HB7121B CMOS Image Sensor Data Sheet Hynix Semiconductor Inc.
  19. AMBA Compliance Test Suite, Doc. Num.: ARM DUI 0006A ARM
  20. Proc. Int'l Conf. Computer Design: VLSI Computers and Processors, ICCD'98 Hardware/Software Co-verification, an IP Vendors Viewpoint Hopes, T.
  21. ETRI J. v.22 no.1 A Single-Chip Video/Audio Codec for Low Bit Rate Application Park, S.M.(et al.)
  22. ISCAS2000 v.2 A Scalable MPEG-4 Video Codec Architecture For IMT-2000 Multimedia Applications Yamamoto(et al.)
  23. IEEE J. Solid-State Circuits v.35 no.11 A 60-MHz 240-MW MPEG-4 Videophone LSI with 16-Mb Embedded DRAM Takahashi(et al.)
  24. Matsushita
  25. Emblaze