JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 3 V 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems

  • Published : 2003.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

This work describes a 3 V 12b 100 MS/s CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The proposed DAC is composed of a unit current-cell matrix for 8 MSBs and a binary-weighted array for 4 LSBs, trading-off linearity, power consumption, chip area, and glitch energy with this process. The low-glitch switch driving circuits are employed to improve linearity and dynamic performance. Current sources of the DAC are laid out separately from the current-cell switch matrix core block to reduce transient noise coupling. The prototype DAC is implemented in a 0.35 um n-well single-poly quad-metal CMOS technology and the measured DNL and INL are within ${\pm}0.75$ LSB and ${\pm}1.73$ LSB at 12b, respectively. The spurious-free dynamic range (SFDR) is 64 dB at 100 MS/s with a 10 MHz input sinewave. The DAC dissipates 91 mW at 3 V and occupies the active die area of $2.2{\;}mm{\;}{\times}{\;}2.0{\;}mm$

Keywords

References

  1. J. Bastos, A. Marques, M. Steyaert, and W. Sansen, 'A 12-bit intrinsic accuracy high-speed CMOS DAC,' IEEE J Solid-State Circuits, vol. 33, no. 12, pp. 1959-1969, Dec. 1998 https://doi.org/10.1109/4.735536
  2. J. Vandenbussche, G. Plas, A. Bosch, W. Daems, G. Gielen, M. Steyaert, and W. Sansen, 'A 14b 150 MSample/s update rate Q2 random walk CMOS DAC,' in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 146-147 https://doi.org/10.1109/ISSCC.1999.759167
  3. A. R. Bugeja, B. S. Song, P. L. Rakers, and S. F. Gillig, 'A 14b 100 MSample/s CMOS DAC designed for spectral performance,' in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 148-149 https://doi.org/10.1109/ISSCC.1999.759168
  4. A. Van den Bosch, M. Borremans, M. steyaert, W. Sansen, 'A 12b 500 MSample/s Current-Steering CMOS DAC,' in ISSCC Dig. Tech. Papers, Feb. 2001, pp.366-367 https://doi.org/10.1109/ISSCC.2001.912676
  5. A. Van den Bosch, M. Borremans, M. steyaert, W. Sansen, 'A 10b 1 GSample/s Nyquist Current-Steering CMOS DAC,' IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001 https://doi.org/10.1109/4.910469
  6. J. Park, S. C. Lee, J. S. Yoon, and S. H. Lee, 'A 3V 10b 100 MS/s digita1-to-analog converter for cable modem applications,' IEEE Trans. on Consumer Electronics, vol. 46, no. 4, pp. 1043-1047, Nov. 2000 https://doi.org/10.1109/30.920459
  7. C. Lin and K. Bult, 'A 10b 500 MSample/s CMOS DAC in 0.6mm2,' IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948-1958, Dec. 1998 https://doi.org/10.1109/4.735535
  8. S. H. Lee and Y. Jee, 'A temperature and supply-voltage insensitive CMOS current reference,' IEICE Trans. on Electronics, vol. E82-C, no. 8, pp.1562-1566, Aug. 1999